

**Department of Electronics Engineering**  
Proposed Revised Curriculum Structure as per NEP2020  
**B. Tech. Electronics and VLSI Engineering**

Sr. No.	Subject	Code	Schemes	Credits	Notional hours
<b>Fifth Semester</b>					
1	<b>Mandatory Core</b> Semiconductor IC Technology	VL301	3-0-2	04	85
2	<b>Mandatory Core</b> VLSI Design	VL303	3-0-2	04	85
3	<b>Elective – I</b>	VL3XX	3-0-2	04	85
4	<b>Elective – II</b>	VL3XX	3-0-0	03	55
5	<b>Institute Elective – I</b>	VL3XX	3-0-0	03	55
6	<b>Project Phase – I</b>	VL305	0-0-4	02	70
<b>Minimum Credit Requirement</b>			<b>Total</b>	<b>20</b>	<b>435</b>
7	Minor / Honor (M/H#2)	EC3AA	3-0-2	4/5	70/85
8	Vocational Training/Professional Experience <b>(Optional) (Mandatory for Exit)</b>	ECV05/ ECP05	0-0-8	04	160 (20x8)
<b>Sixth Semester</b>					
1	<b>Mandatory Core</b> Analog VLSI Design	VL302	3-0-2	04	85
2	<b>Mandatory Core</b> VLSI System Design	VL304	3-0-2	04	85
3	<b>Elective – III</b>	VL3XX	3-0-2	04	85
4	<b>Elective – IV</b>	VL3XX	3-0-0	03	55
5	<b>Institute Elective – II</b>	VL3XX	3-0-0	03	55
6	<b>Project Phase – II</b>	VL306	0-0-4	02	70
7	<b>MOOC*</b>	VL3XX	3-0-0	03	55
<b>Minimum Credit Requirement</b>			<b>Total</b>	<b>23</b>	<b>490</b>
8	Minor / Honor (M/H#3)	EC3AA	3-0-2	4/5	70/85
9	Vocational Training / Professional Experience <b>(Optional) (Mandatory for Exit)</b>	ECV06/ ECP06	0-0-8	04	160 (20x8)

\*NPTEL, SWAYAM and other Massive Open Online Courses (MOOC) approved by DAAC. As per 66th IAAC, Dated 20th March 2024, Resolution No. 66.34 and 61st Senate resolution No. 4, 25<sup>th</sup> April, 2024

**Subject Pool:**

<b>B. Tech. EC Elective -I (3-0-2)</b>				
<b>Sr. No.</b>	<b>Subject</b>	<b>Code</b>	<b>Scheme</b>	<b>Credits</b>
1	Computer Architecture and Organization	VL321	3-0-2	4
2	Embedded Systems	VL323	3-0-2	4
3	Data Communication Networks	EC321	3-0-2	4

<b>B. Tech. EVL Elective -II (3-0-0)</b>				
<b>Sr. No.</b>	<b>Subject</b>	<b>Code</b>	<b>Scheme</b>	<b>Credits</b>
1	Semiconductor Device Modelling	VL341	3-0-0	3
2	Hardware Description Language	VL343	3-0-0	3

<b>B. Tech. EVL Institute Elective – I (3-0-0)</b>				
<b>Sr. No.</b>	<b>Subject</b>	<b>Code</b>	<b>Scheme</b>	<b>Credits</b>
1	Sensors and Transducers	EC361	3-0-0	3

<b>B. Tech. EVL Elective -III (3-0-2)</b>				
<b>Sr. No.</b>	<b>Subject</b>	<b>Code</b>	<b>Scheme</b>	<b>Credits</b>
1	Real-Time systems	VL322	3-0-2	4
2	VLSI Architecture for DSP	VL324	3-0-2	4

<b>B. Tech. EVL Elective -IV (3-0-0)</b>				
<b>Sr. No.</b>	<b>Subject</b>	<b>Code</b>	<b>Scheme</b>	<b>Credits</b>
1	Foundation of VLSI CAD	VL342	3-0-0	3
2	Memory Technology	VL344	3-0-0	3
3	Low Power VLSI Design	VL346	3-0-0	3
4	IoT and Applications	EC344	3-0-0	3

<b>B. Tech. EVL Institute Elective – II (3-0-0)</b>				
<b>Sr. No.</b>	<b>Subject</b>	<b>Code</b>	<b>Scheme</b>	<b>Credits</b>
1	Solar Photovoltaic Technology	VL362	3-0-0	3
2	Semiconductor Packaging	VL364	3-0-0	3

B.Tech. III (VL) Semester V SEMICONDUCTOR IC TECHNOLOGY VL301	Scheme	L	T	P	Credit
		3	0	2	04

1.	<b>Course Outcomes (COs):</b>				
	At the end of the course the students will be able to:				
	CO1	Describe and analyze material processing techniques and Pattern Transfer process			
	CO2	Explain, and compare the concept behind thin film deposition, and characterization techniques.			
	CO3	Describe, and compare metal contact formation, interconnect, bonding and packaging.			
	CO4	Demonstrates different fabrication, characterization, and metallization techniques.			
	CO5	Design basic semiconductor devices and their characterization.			
2.	<b>Syllabus:</b>				
	<b>INTRODUCTION TO MICROELECTRONIC FABRICATION AND MATERIALS</b>				<b>(08 Hours)</b>
	<p><b>Semiconductor substrate:</b> Crystal structure, Crystal defects, Crystal growth, Wafer fabrication and basic properties of Silicon Wafers, Wafer cleaning, and native oxide removal, Substrates beyond Silicon, Surface reactions, Dopants, Defects in epitaxial growth, Clean Room, and Safety requirements.</p> <p>Diffusion, Thermal Oxidation, Ion implantation, Etching.</p>				
	<b>MASK FABRICATION AND ADVANCED LITHOGRAPHY TECHNIQUES</b>				<b>(06 Hours)</b>
	Overview, Optical lithography, Photoresist, Mask Development, Patterning Strategies, Electron beam lithography process, EUV Lithography, X-ray lithography, and Other advanced lithography systems				
	<b>THIN-FILM TECHNOLOGIES</b>				<b>(09 Hours)</b>
	<p><b>Physical Vapor Deposition:</b> Evaporation Systems, Sputtering systems, and state-of-art Systems</p> <p><b>Chemical Vapor Deposition:</b> CVD system, Advanced CVD systems: LPCVD, UHCVD, AACVD, and advanced systems</p> <p><b>Epitaxial Deposition:</b> MOCVD, MBE, and CBE.</p> <p><b>Solution-Based Deposition Techniques:</b> Electrodeposition, Spin Casting, Printing, Layer-by-Layer Deposition, Colloidal Synthesis.</p>				
	<b>MEMS FABRICATION TECHNIQUES</b>				<b>(05 Hours)</b>
	Silicon Pressure Sensors, Micro-Electro-Mechanical Systems, Micromachining Techniques, Isotropic Etching and Anisotropic Etching, Wafer Bonding, and LIGA Processes.				
	<b>NANOSCALE DEVICE CHARACTERIZATION TECHNIQUES</b>				<b>(08 Hours)</b>
	X-ray diffraction, X-ray photoelectron Spectroscopy, Spectroscopic Ellipsometry, Field Emission Scanning Electron Microscope, Transmission Electron Microscope, Atomic Force Microscope, Raman Spectroscopy, UV-Vis Measurement, Photo-Luminescence, Hall Measurement, Capacitance Voltage Measurement and Current-voltage measurement.				
	<b>PROCESS INTEGRATION</b>				<b>(05 Hours)</b>
	<p><b>Contacts and metallization:</b> Junction and oxide isolation, Si on insulator, Schottky and Ohmic contacts, Multilevel metallization.</p> <p><b>CMOS technologies:</b> Device behavior, Basic 3 <math>\mu\text{m}</math> technologies, Device scaling.</p>				

	<b>Circuit Manufacturing:</b> Yield, Particle control, Design of experiments, computer-integrated manufacturing.
	<b>INTERCONNECTS, BONDING, AND PACKAGING:</b> <span style="float: right;"><b>(04 Hours)</b></span>
	Metallization, Silicides, CVD Tungsten Plug Process, Gold Wire Bonding and Other Bonding Technologies, Package Types, Assembly Techniques, Package Fabrication Technology, Package Design Considerations.
	<b>(Total Contact Hours: 45)</b>
<b>3.</b>	<b><u>List of Practical:</u></b>
	<ol style="list-style-type: none"> <li>1. Demonstration of processing steps involved in the cleaning of Silicon wafers.</li> <li>2. Demonstration of microfabrication processes like oxidation, deposition, patterning, etc.</li> <li>3. Demonstration of Thermal CVD deposition system.</li> <li>4. Demonstration of DC/RF Sputtering system.</li> <li>5. Demonstration of Thermal evaporation setup.</li> <li>6. Electrical properties estimation of the thin film materials using Four Probe Hall Effect measurement setup.</li> <li>7. Demonstration of Spin Coating and Hydrothermal Process for the material growth.</li> <li>8. Current-Voltage characteristics measurement using semiconductor parameter analyser for different semiconductor devices.</li> <li>9. Demonstration of UV-Visible absorption measurement.</li> <li>10. Demonstration of Raman spectrometer measurement.</li> <li>11. Simulation of microfabrication processes like oxidation, deposition, patterning, etc. using TCAD tool</li> </ol>
<b>4.</b>	<b><u>Books Recommended:</u></b>
	<ol style="list-style-type: none"> <li>1. Stephen A. Campbell, "The Science and Engineering of Microelectronic Fabrication", 2nd edition Oxford University Press, 2001.</li> <li>2. S.M. Sze (Ed), "VLSI Technology", 2nd edition McGraw Hill, 2017.</li> <li>3. Hundle, Evans, Wilson, "Encyclopedia of Material Characterization", Elsevier, 1992</li> <li>4. D. K. Schroder, "Semiconductor Material and Device Characterization", Wiley Interscience, 2016</li> <li>5. James Plummer, M. Deal and P.Griffin, "Silicon VLSI Technology", Prentice Hall Electronics, 2003.</li> <li>6. Plummer, Deal, Griffin, "Silicon VLSI Technology Fundamentals Practice and Modeling", Pearson Education Limited, 2014.</li> <li>7. Rao R. Tummala, "Fundamentals of Device and Systems Packaging Technologies and Applications", McGraw-Hill Publications, Second Edition, 2019.</li> </ol>
<b>5.</b>	<b><u>Additional Resources:</u></b>
	<ol style="list-style-type: none"> <li>1. Relevant Journals and Conference publications.</li> </ol>

B.Tech. III (VL) Semester V VLSI DESIGN VL303	Scheme	L	T	P	Credit
		3	0	2	04

<b>1.</b>	<b>Course Outcomes (COs):</b>																														
	At the end of the course the students will be able to:																														
	<table border="1"> <tr> <td>CO1</td> <td>Describe VLSI Design flow and circuit characterization for performance estimation.</td> </tr> <tr> <td>CO2</td> <td>Demonstrate dynamic Logic circuits.</td> </tr> <tr> <td>CO3</td> <td>Compare different semiconductor memories.</td> </tr> <tr> <td>CO4</td> <td>Evaluate the circuit performance using Logical efforts.</td> </tr> <tr> <td>CO5</td> <td>Design arithmetic building blocks (data-path) from the system's perspective along with the design of FSM (Control-path).</td> </tr> </table>	CO1	Describe VLSI Design flow and circuit characterization for performance estimation.	CO2	Demonstrate dynamic Logic circuits.	CO3	Compare different semiconductor memories.	CO4	Evaluate the circuit performance using Logical efforts.	CO5	Design arithmetic building blocks (data-path) from the system's perspective along with the design of FSM (Control-path).																				
CO1	Describe VLSI Design flow and circuit characterization for performance estimation.																														
CO2	Demonstrate dynamic Logic circuits.																														
CO3	Compare different semiconductor memories.																														
CO4	Evaluate the circuit performance using Logical efforts.																														
CO5	Design arithmetic building blocks (data-path) from the system's perspective along with the design of FSM (Control-path).																														
<b>2.</b>	<b>Syllabus:</b>																														
	<table border="1"> <tr> <td><b>INTRODUCTION OF VLSI DESIGN</b></td> <td><b>(06 Hours)</b></td> </tr> <tr> <td colspan="2">Historical Perspective, Design Hierarchy, Concepts of Regularity, Modularity and Locality, VLSI Design Styles, VLSI Design Flow, Semi-Custom- Full Custom IC Design Flow, Data Path, Control Path Programmable Logic Array, CMOS and Bipolar Transistor Gate Arrays and Their Limitations, Standard Cells, FPGA/CPLD Architecture.</td> </tr> <tr> <td><b>DYNAMIC LOGIC CIRCUITS</b></td> <td><b>(06 Hours)</b></td> </tr> <tr> <td colspan="2">Voltage Bootstrapping, Synchronous Dynamic Circuit Techniques, Dynamic and High Performance Dynamic CMOS Circuit, Dynamic Latches and Registers.</td> </tr> <tr> <td><b>CIRCUIT CHARACTERIZATION FOR PERFORMANCE ESTIMATION</b></td> <td><b>(08 Hours)</b></td> </tr> <tr> <td colspan="2">Interconnect, Estimation of Interconnect Parasites, Delay Estimation, Logical Efforts and Transistor Sizing, Power Dissipation, Design Margin, Reliability.</td> </tr> <tr> <td><b>SEMICONDUCTOR MEMORIES</b></td> <td><b>(08 Hours)</b></td> </tr> <tr> <td colspan="2">Type of Memories, design and analysis of ROM Cells, Static and Dynamic Read - Write Memories, Memory Peripheral Circuits, Power Dissipation in Memory, Flash Memory</td> </tr> <tr> <td><b>DESIGN OF ARITHMETIC BUILDING BLOCKS</b></td> <td><b>(12 Hours)</b></td> </tr> <tr> <td colspan="2">Data Path Operations: Adders, Shifter, Multiplier, Power and Speed Trade-off in Data-path Structures, Control Path and FSM.</td> </tr> <tr> <td><b>INPUT-OUTPUT CIRCUITS</b></td> <td><b>(05 Hours)</b></td> </tr> <tr> <td colspan="2">ESD Protection, Input Circuits, Output Circuits, Pad Drivers and Protection Circuit, On-Chip Clock Generation/Distribution, Latch-up and its Prevention.</td> </tr> <tr> <td></td> <td style="text-align: right;"><b>(Total Contact Hours: 45)</b></td> </tr> <tr> <td><b>3.</b></td> <td><b>List of Practical:</b></td> </tr> <tr> <td></td> <td> <ol style="list-style-type: none"> <li>Design and simulate CMOS Inverter standard cell using CADENCE.</li> <li>Layout and simulate CMOS Inverter standard cell using CADENCE.</li> <li>Introduction to Verilog HDL and FPGA.</li> <li>Implementation and Simulation of Logic Gate using Verilog HDL on FPGA</li> <li>Design and Implementation of Half adder and Full Adder using Verilog HDL on FPGA.</li> <li>Design and Implementation of Half subtractor and Full Subtractor using Verilog HDL on FPGA.</li> <li>Design and Implementation of Ripple Carry Adder using Verilog HDL on FPGA.</li> </ol> </td> </tr> </table>	<b>INTRODUCTION OF VLSI DESIGN</b>	<b>(06 Hours)</b>	Historical Perspective, Design Hierarchy, Concepts of Regularity, Modularity and Locality, VLSI Design Styles, VLSI Design Flow, Semi-Custom- Full Custom IC Design Flow, Data Path, Control Path Programmable Logic Array, CMOS and Bipolar Transistor Gate Arrays and Their Limitations, Standard Cells, FPGA/CPLD Architecture.		<b>DYNAMIC LOGIC CIRCUITS</b>	<b>(06 Hours)</b>	Voltage Bootstrapping, Synchronous Dynamic Circuit Techniques, Dynamic and High Performance Dynamic CMOS Circuit, Dynamic Latches and Registers.		<b>CIRCUIT CHARACTERIZATION FOR PERFORMANCE ESTIMATION</b>	<b>(08 Hours)</b>	Interconnect, Estimation of Interconnect Parasites, Delay Estimation, Logical Efforts and Transistor Sizing, Power Dissipation, Design Margin, Reliability.		<b>SEMICONDUCTOR MEMORIES</b>	<b>(08 Hours)</b>	Type of Memories, design and analysis of ROM Cells, Static and Dynamic Read - Write Memories, Memory Peripheral Circuits, Power Dissipation in Memory, Flash Memory		<b>DESIGN OF ARITHMETIC BUILDING BLOCKS</b>	<b>(12 Hours)</b>	Data Path Operations: Adders, Shifter, Multiplier, Power and Speed Trade-off in Data-path Structures, Control Path and FSM.		<b>INPUT-OUTPUT CIRCUITS</b>	<b>(05 Hours)</b>	ESD Protection, Input Circuits, Output Circuits, Pad Drivers and Protection Circuit, On-Chip Clock Generation/Distribution, Latch-up and its Prevention.			<b>(Total Contact Hours: 45)</b>	<b>3.</b>	<b>List of Practical:</b>		<ol style="list-style-type: none"> <li>Design and simulate CMOS Inverter standard cell using CADENCE.</li> <li>Layout and simulate CMOS Inverter standard cell using CADENCE.</li> <li>Introduction to Verilog HDL and FPGA.</li> <li>Implementation and Simulation of Logic Gate using Verilog HDL on FPGA</li> <li>Design and Implementation of Half adder and Full Adder using Verilog HDL on FPGA.</li> <li>Design and Implementation of Half subtractor and Full Subtractor using Verilog HDL on FPGA.</li> <li>Design and Implementation of Ripple Carry Adder using Verilog HDL on FPGA.</li> </ol>
<b>INTRODUCTION OF VLSI DESIGN</b>	<b>(06 Hours)</b>																														
Historical Perspective, Design Hierarchy, Concepts of Regularity, Modularity and Locality, VLSI Design Styles, VLSI Design Flow, Semi-Custom- Full Custom IC Design Flow, Data Path, Control Path Programmable Logic Array, CMOS and Bipolar Transistor Gate Arrays and Their Limitations, Standard Cells, FPGA/CPLD Architecture.																															
<b>DYNAMIC LOGIC CIRCUITS</b>	<b>(06 Hours)</b>																														
Voltage Bootstrapping, Synchronous Dynamic Circuit Techniques, Dynamic and High Performance Dynamic CMOS Circuit, Dynamic Latches and Registers.																															
<b>CIRCUIT CHARACTERIZATION FOR PERFORMANCE ESTIMATION</b>	<b>(08 Hours)</b>																														
Interconnect, Estimation of Interconnect Parasites, Delay Estimation, Logical Efforts and Transistor Sizing, Power Dissipation, Design Margin, Reliability.																															
<b>SEMICONDUCTOR MEMORIES</b>	<b>(08 Hours)</b>																														
Type of Memories, design and analysis of ROM Cells, Static and Dynamic Read - Write Memories, Memory Peripheral Circuits, Power Dissipation in Memory, Flash Memory																															
<b>DESIGN OF ARITHMETIC BUILDING BLOCKS</b>	<b>(12 Hours)</b>																														
Data Path Operations: Adders, Shifter, Multiplier, Power and Speed Trade-off in Data-path Structures, Control Path and FSM.																															
<b>INPUT-OUTPUT CIRCUITS</b>	<b>(05 Hours)</b>																														
ESD Protection, Input Circuits, Output Circuits, Pad Drivers and Protection Circuit, On-Chip Clock Generation/Distribution, Latch-up and its Prevention.																															
	<b>(Total Contact Hours: 45)</b>																														
<b>3.</b>	<b>List of Practical:</b>																														
	<ol style="list-style-type: none"> <li>Design and simulate CMOS Inverter standard cell using CADENCE.</li> <li>Layout and simulate CMOS Inverter standard cell using CADENCE.</li> <li>Introduction to Verilog HDL and FPGA.</li> <li>Implementation and Simulation of Logic Gate using Verilog HDL on FPGA</li> <li>Design and Implementation of Half adder and Full Adder using Verilog HDL on FPGA.</li> <li>Design and Implementation of Half subtractor and Full Subtractor using Verilog HDL on FPGA.</li> <li>Design and Implementation of Ripple Carry Adder using Verilog HDL on FPGA.</li> </ol>																														

	<ol style="list-style-type: none"> <li>8. Design and Implementation of Multiplexer using Verilog HDL on FPGA.</li> <li>9. Design and Implementation of Flip-Flops using Verilog HDL on FPGA.</li> <li>10. Design and Implementation of Registers using Verilog HDL on FPGA.</li> <li>11. Design and Implementation of Four Bit Up-Down Counter using Verilog HDL on FPGA.</li> <li>12. Design and Implementation of Array Building Blocks.</li> </ol>
<p><b>4.</b></p>	<p><b><u>Books Recommended:</u></b></p>
	<ol style="list-style-type: none"> <li>1. Rabaey Jan M., Chandrakasan Anantha and Borivoje Nikolic, "Digital Integrated Circuits (Design Perspective)", 2nd Ed., Prentice Hall of India, 2016 (Reprint).</li> <li>2. Kang and Leblebici, "CMOS Digital Integrated Circuits: Analysis and Design", Tata McGraw-Hill, 4th Edition, 2019</li> <li>3. Baker R. Jacob, Li H. W. &amp; Boyce D. E., "CMOS Circuit Design, Layout And Simulation", Wiley, 4th Edition, 2009</li> <li>4. Weste and Harris, "CMOS VLSI Design: A Circuits and Systems Perspective", Pearson Education, 4th Edition, 2020</li> <li>5. Pucknell and Eshraghian: "Basic VLSI Design", Prentice Hall of India, 3rd Edition, 2003</li> </ol>

<b>B.Tech. III (VL) Semester V</b> <b>COMPUTER ARCHITECTURE AND ORGANIZATION</b> <b>VL321</b>	<b>Scheme</b>	L	T	P	Credit
		3	0	2	04

<b>1.</b>	<b><u>Course Outcomes (COs):</u></b>				
	At the end of the course the students will be able to:				
	CO1	Identify the functional architecture of computing systems.			
	CO2	Estimate the performance of various classes of machines, memories, pipelined architectures etc.			
	CO3	Compare CPU implementations, I/O methods etc.			
	CO4	Analyze fast methods of ALU, FP, and Control unit implementations.			
	CO5	Implement an instruction encoding scheme for an ISA and Build large memories using small memories for better performance.			
<b>2.</b>	<b><u>Syllabus:</u></b>				
	<b>DESIGN OF INSTRUCTION SET ARCHITECTURE (ISA)</b>				<b>(11 Hours)</b>
	Various Addressing Modes and Designing of an Instruction Set, Concepts of Subroutine and Subroutine call and return, Introduction to CPU design, Instruction Interpretation and Execution, the instruction set of a modern RISC processor, including how constructs in high-level languages are realized, concept of pipeline				
	<b>PROCESSING UNIT</b>				<b>(13 Hours)</b>
	The representation of both fixed- and floating-point numbers, together with hardware algorithms for fixed-point arithmetic operations; Basic processor organization, ALU sub-system, Data path in a CPU, Instruction cycle, Organization of a control unit - Operations of a control unit, Hardwired control unit, Micro-programmed control unit.				
	<b>MEMORY SUBSYSTEMS</b>				<b>(11 Hours)</b>
	Memory Hierarchy; Cache memory design, Cache Mapping, Write and Replacement policy, Virtual Memory, A Real-World Example of Memory Management, DMA Controller, Overview of SRAM and DRAM Design; Memory bus between CPU and DDR3/DDR4 based SDRAM, Memory controller for DDR3/DDR4.				
	<b>BUSES AND PROTOCOLS</b>				<b>(10 Hours)</b>
	Introduction to Input/output Processing, Programmed Controlled I/O transfer, Interrupt Controlled I/O transfer, Introduction to serial and parallel Bus systems, Popular bus architecture standard such as IDE, SCSI, ATA, SATA, USB and IEEE 1394, Network component and protocols such as Ethernet and CAN.				
	<b>PRACTICAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY</b>				<b>(30 Hours)</b>
	<b>(Total Contact Time: 45 Hours + 30 Hours = 75 Hours)</b>				

<b>3.</b>	<b><u>List of Practical:</u></b>
	<ol style="list-style-type: none"> <li>1. Implementation of Binary Adders</li> <li>2. Implementation of Booth's Multiplier</li> <li>3. Implementation of Wallace Tree Multiplier</li> <li>4. Implementation of Division Unit</li> <li>5. Implementation of Instruction Decoder</li> <li>6. Implementation of Datapath with FSM</li> <li>7. Implementation of Control Unit - Hardwired Control</li> <li>8. Implementation of Control Unit - Microprogrammed Control</li> <li>9. ALU Design using existing blocks</li> <li>10. Implementation of Cache Memory Design – Direct Mapped</li> <li>11. Implementation of Cache Memory Design – Associative Mapped</li> <li>12. Overall CPU design</li> </ol>
<b>4.</b>	<b><u>Books Recommended:</u></b>
	<ol style="list-style-type: none"> <li>1. David. A. Patterson and John L. Hennessy, "Computer Organization and Design: The Hardware/Software Interface", 5th Ed., Morgan-Kaufmann Publishers Inc. 2014</li> <li>2. Linda Null and Julia Lobur, "The Essentials of Computer Organization and Architecture", 5th Ed., Jones &amp; Bartlett Learning, 2018</li> <li>3. Alan Clements, "Principles of Computer Hardware", 4th Ed., Oxford University Press, 2013</li> <li>4. C. Hamacher et al., "Computer organization," 6th Ed., TMH, 2012</li> </ol>
<b>5.</b>	<b><u>Reference Books:</u></b>
	<ol style="list-style-type: none"> <li>1. Stephen Brown and Zvonko Vranesic, "Fundamentals of Digital Logic with Verilog Design", 3<sup>rd</sup> Ed., McGraw-Hill, 2013</li> <li>2. M. Morris Mano, "Digital Design", 6th Ed., Pearson Education, 2018</li> </ol>



B.Tech. III (VL) Semester V EMBEDDED SYSTEMS VL323	Scheme	L	T	P	Credit
		3	0	2	04

1.	<b>Course Outcomes (COs):</b>	
	At the end of the course the students will be able to:	
	CO1	Describe ARM processor, its modes, exception handling, instruction pipelining and basic programming
	CO2	Implement Assembly and C language programming for ARM Cortex-M.
	CO3	Analyze 32-bit ARM microcontroller architecture, External Memory, Counters & Timers, Serial Data Input/Output and Interrupts. Design for interfacing Keys, LED/LCD Displays, ADC And DAC
	CO4	Evaluate concepts of RTOS and its functionalities.
	CO5	Design a typical cost-effective real-world embedded system with appropriate hardware components and software algorithms
2.	<b>Syllabus:</b>	
	<b>OVERVIEW OF EMBEDDED SYSTEMS</b>	<b>(06 Hours)</b>
	Embedded Vs General computing system, Classification of Embedded systems, Major applications, Quality Attributes of Embedded Systems, Typical components, Embedded software development, Embedded OS, RISC Vs CISC Architectures	
	<b>ARM CORTEX M3/M4 ARCHITECTURE</b>	<b>(10 Hours)</b>
	Overview of ARM Cortex family, Operation modes and states, Registers, Special Registers, Floating point Registers, Application program status registers, Memory system and MPU, Exception and interrupts, System control block, OS support features	
	<b>PROGRAMMING CORTEX M3/M4 IN ASSEMBLY/C</b>	<b>(12 Hours)</b>
	Assembly Instructions: Data Processing, SIMD and saturating, Multiply and MAC, Packing and unpacking, Floating point, Data conversion, Bit field processing, Compare and Test, Branching, Sleep mode, Memory barrier and other instructions, Assembly and Embedded C programming examples	
	<b>PERIPHERAL INTERFACING</b>	<b>(08 Hours)</b>
	Serial Communication interfacing such as USB, RS485, SPI, I2C, CAN and Ethernet, Motor control with PWM	
	<b>APPLICATION PROGRAMMING OF CORTEX M3/M4</b>	<b>(09 Hours)</b>
	Writing optimized ARM assembly/C code, Exception and fault handling routines, Handling floating point operations, Programming for DSP applications (such as Biquad filter, FIR filter, IIR filter, DFT, FFT etc.)	
	<b>PRACTICAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY</b>	<b>(30 Hours)</b>
	<b>(Total Contact Time: 45 Hours + 30 Hours = 75 Hours)</b>	

<b>3.</b>	<b><u>List of Practical:</u></b>
	<ol style="list-style-type: none"> <li>1. Write assembly code to perform Arithmetic and Logical operations.</li> <li>2. Write a assembly language code to multiply 32-bit data stored on R1 and R2 and 64-bit result will generated and stored into R3(H) and R4(L). Please refer the below figure to implement the same.</li> <li>3. Write assembly language code to program STM32F4(ARM cortex M4) transfer the data with memory</li> <li>4. Write Assembly language code to perform switch-case on STM32F4</li> <li>5. Interface LED with STM32F4 &amp; write embedded C code for the same</li> <li>6. Interface Switch and LED with STM32F4 &amp; write embedded C code for the same.</li> <li>7. Interface 4x4 Keypad and LEDs with STM32F4 &amp; write embedded C code for the same.</li> <li>8. Interface LCD with STM32F4 &amp; write embedded C code for the same.</li> <li>9. Interface UART with STM32F4 &amp; write embedded C code for the same.</li> <li>10. Interface DAC and ADC with STM32F4&amp; write embedded C code for the same</li> <li>11. Mini Project using STM32F4</li> </ol>
<b>4.</b>	<b><u>Books Recommended:</u></b>
	<ol style="list-style-type: none"> <li>1. Joseph Yiu, "A definitive guide to the ARM-Cortex M3 and Cortex-M4 Processors", 3rd Ed., Newnes, 2013.</li> <li>2. ShibuK.V., "Introduction to Embedded Systems", 1st Ed., TMH 2009.</li> <li>3. Y. Zhu, "Embedded Systems with Arm Cortex-M3 Microcontrollers in Assembly Language and C" E-Man Press LLC, 2014.</li> <li>4. A.N.Sloss, D.Symes and C. Wright, "ARM System Developer's Guide: Designing and Optimizing System Software", Elsevier, 2004.</li> <li>5. ARM Cortex M4 Technical Reference Manual.</li> </ol>
<b>5.</b>	<b><u>Reference Books:</u></b>
	<ol style="list-style-type: none"> <li>1. DVS Murthy, Transducers and Instrumentation, PHI 2nd Edition 2013</li> <li>2. Gary Johnson / Lab VIEW Graphical Programming II Edition /McGraw Hill 1997.</li> </ol>

B.Tech. III (VL) Semester V DATA COMMUNICATION NETWORKS EC321	Scheme	L	T	P	Credit
		3	0	2	04

1.	<b>Course Outcomes (COs):</b>				
	At the end of the course the students will be able to:				
	CO1	Understand the basic concepts and technologies used in networking.			
	CO2	Illustrate how data is transmitted over various mediums and assess the performance of these systems			
	CO3	Analyze the performance of various techniques and protocols in a given network topology, case study and problem solving as per given data.			
	CO4	Implement and simulate basic networking protocols using standard tools.			
	CO5	Create a local area network with specific requirements.			
2.	<b>Syllabus:</b>				
	<b>DATA COMMUNICATION AND NETWORKING OVERVIEW</b>				<b>(08 Hours)</b>
	<p>Components of a Data Communication Network, Data Flow Types, Categories of topology and their comparison, Protocols and Standards: Need for Protocols and Standards.</p> <p>OSI and TCP/IP Reference Models: Need of Protocol Layering, Layers, Functions of layers, and Protocol Stacks.</p> <p>Transmission Media: Guided (Twisted Pair, Coaxial, Fiber Optic) vs. Unguided (Wireless, Satellite).</p> <p>Performance Parameters: Latency, Packet Delivery Ratio, Throughput and Jitter</p> <p>Switching Techniques: Circuit Switching, Packet Switching, and Virtual Circuit Switching.</p> <p>Addresses: Physical Address (MAC Address), IP Addresses, Port Address, Specific Addresses</p>				
	<b>DATA LINK LAYER</b>				<b>(12 Hours)</b>
	<p>Data Link Layer Functions: Framing: Bit Orientated framing and Byte oriented framing.</p> <p>Flow Control and Error Control: Simplest, Stop and Wait, Stop and Wait ARQ, Go back N and Selective repeat Protocols.</p> <p>Medium Access Control (MAC): Channelization Protocols: FDMA, TDMA and CDMA, Controlled Access Protocols: Reservation, Polling and Token Passing and Random Access Protocols: Pure Aloha, Slotted Aloha, CSMA 1-persistent, non-persistent and p-persistent, CSMA/CD, CSMA/CA.</p> <p>Networking Devices: Hubs, Switches, Bridge: Learning Bridge, Loop Problem in Learning Bridge, Routers, and Gateways.</p> <p>High-Level Data Link Control (HDLC) Protocol</p> <p>Wired Networks: IEEE 802.3 Standard (Ethernet) and Wireless Networks: IEEE 802.11 Standard.</p>				
	<b>NETWORK LAYER</b>				<b>(12 Hours)</b>
	<p>IPv4 Addressing: Classful and Classless Addressing, Subnetting, and Supernetting, Special Addresses: Network Address, Broadcast Address, Default Gateway Address, Private IP Addresses, Loopback Address, Link-Local Addresses, Multicast Addresses, Reserved Addresses, Private vs. Public IP addresses, Network Address Translation,</p> <p>IPv6 Addresses: IPv6 Address Types, IPv6 Address Scope, Stateless Address Autoconfiguration.</p>				

	<p>Unicast Routing Protocol: Static vs. Dynamic Routing, Intra-Domain Routing: Distance Vector Routing (RIP), Link State Routing (OSPF), Inter-Domain Routing: Path Vector Routing (BGP).</p> <p>IPv4 Protocol: Datagram Format and explanation of its fields.</p> <p>Address Resolution Protocol (ARP), Address Resolution Protocol (RARP), Internet Control Message Protocol (ICMP), Internet Group Management Protocol (IGMP)</p>						
	<table border="1" style="width: 100%;"> <tr> <td style="width: 80%;"><b>TRANSPORT LAYER</b></td> <td style="width: 20%; text-align: right;"><b>(6 Hours)</b></td> </tr> <tr> <td colspan="2">Transport Layer Protocols: UDP, TCP and SCTP Protocols and underlying concepts (Three-way handshaking, Congestion Control, Flow Control Techniques etc.)</td> </tr> </table>	<b>TRANSPORT LAYER</b>	<b>(6 Hours)</b>	Transport Layer Protocols: UDP, TCP and SCTP Protocols and underlying concepts (Three-way handshaking, Congestion Control, Flow Control Techniques etc.)			
<b>TRANSPORT LAYER</b>	<b>(6 Hours)</b>						
Transport Layer Protocols: UDP, TCP and SCTP Protocols and underlying concepts (Three-way handshaking, Congestion Control, Flow Control Techniques etc.)							
	<table border="1" style="width: 100%;"> <tr> <td style="width: 80%;"><b>APPLICATION LAYER</b></td> <td style="width: 20%; text-align: right;"><b>(7 Hours)</b></td> </tr> <tr> <td colspan="2">Network Virtual Terminal (TELNET), File Transfer Protocol (FTP), Hyper Transfer Protocol (HTTP), HTTPS, Network Management - SNMP, Domain Name Server (DNS), URL, WWW, DHCP, BOOTP.</td> </tr> <tr> <td colspan="2">Email Architecture: Simple Mail Transfer Protocol (SMTP), Post Office Protocol version 3 (POP3), Internet Message Access Protocol (IMAP).</td> </tr> </table>	<b>APPLICATION LAYER</b>	<b>(7 Hours)</b>	Network Virtual Terminal (TELNET), File Transfer Protocol (FTP), Hyper Transfer Protocol (HTTP), HTTPS, Network Management - SNMP, Domain Name Server (DNS), URL, WWW, DHCP, BOOTP.		Email Architecture: Simple Mail Transfer Protocol (SMTP), Post Office Protocol version 3 (POP3), Internet Message Access Protocol (IMAP).	
<b>APPLICATION LAYER</b>	<b>(7 Hours)</b>						
Network Virtual Terminal (TELNET), File Transfer Protocol (FTP), Hyper Transfer Protocol (HTTP), HTTPS, Network Management - SNMP, Domain Name Server (DNS), URL, WWW, DHCP, BOOTP.							
Email Architecture: Simple Mail Transfer Protocol (SMTP), Post Office Protocol version 3 (POP3), Internet Message Access Protocol (IMAP).							
	<table border="1" style="width: 100%;"> <tr> <td style="width: 80%;"><b>PRACTICAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY</b></td> <td style="width: 20%; text-align: right;"><b>(30 Hours)</b></td> </tr> <tr> <td colspan="2" style="text-align: center;"><b>(Total Contact Time: 45 Hours + 30 Hours = 75 Hours)</b></td> </tr> </table>	<b>PRACTICAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY</b>	<b>(30 Hours)</b>	<b>(Total Contact Time: 45 Hours + 30 Hours = 75 Hours)</b>			
<b>PRACTICAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY</b>	<b>(30 Hours)</b>						
<b>(Total Contact Time: 45 Hours + 30 Hours = 75 Hours)</b>							
<b>3.</b>	<b><u>List of Practical:</u></b>						
	<ol style="list-style-type: none"> <li>1. Study of basic TCP/IP network commands using Command Window/Terminal.</li> <li>2. Write a SCILAB program to do Bit stuffing and De-Stuffing for all the type.</li> <li>3. Write a SCILAB program to generate Cyclic Redundancy Check (CRC) and Hamming code for Error Correction and Detection.</li> <li>4. Write a SCILAB program to find the shortest path between the Nodes among the given networks.</li> <li>5. Write a SCILAB program to calculate the Bit Error Rate (BER) in data transmission.</li> <li>6. Demonstrate the difference between a Bridge and a Router using Cisco Packet Tracer.</li> <li>7. Simulate Routing Information Protocol for intradomain routing using Cisco Packet Tracer.</li> <li>8. Set up a DNS server to translate domain names into IP addresses for network devices using Cisco Packet Tracer.</li> <li>9. Simulate the Stop-and-Wait ARQ protocol for reliable data communication.</li> <li>10. Simulate the Go-Back-N ARQ protocol for error and flow control.</li> <li>11. Simulate a Complete Wired Network</li> <li>12. Simulate a Complete Wireless Network.</li> </ol>						
<b>4.</b>	<b><u>Books Recommended:</u></b>						
	<ol style="list-style-type: none"> <li>1. Tanenbaum Andrew S., "Computer Networks", PHI, 5th Ed., 2011.</li> <li>2. Stalling William, "Data and Computer Communications", PHI, 10th Ed., 2014.</li> <li>3. Forouzan Behrouz A., "Data Communications and Networking", Tata McGraw-Hill, 5th Ed., 2013.</li> <li>4. Gallager R. G. And Bertsekas D., "Data Networks", PHI, 2nd Ed., 1992.</li> <li>5. Garcia Leon and Wadjaja I., "Communication Networks", Tata McGraw-Hill, 2nd Ed., 2004.</li> </ol>						
<b>5.</b>	<b><u>Reference Books:</u></b>						
	<ol style="list-style-type: none"> <li>1. Doug Lowe, Networking All-in-One for Dummies, 7ed, 2018.</li> </ol>						

<b>B. Tech. III (VL) Semester V</b> <b>SEMICONDUCTOR DEVICE MODELLING</b> <b>EC 341</b>	<b>Scheme</b>	L	T	P	Credit
		3	0	0	03

<b>1.</b>	<b>Course Outcomes (COs):</b>		
	At the end of the course the students will be able to:		
	CO1	Describe semiconductor device physics and equations used for deriving a model.	
	CO2	Demonstrate various carrier transport equations.	
	CO3	Analyze methods to form closed-form analytical models.	
	CO4	Evaluate the operation of semiconductor devices using numerical methods.	
	CO5	Develop models for novel semiconductor devices.	
<b>2.</b>	<b>Syllabus</b>		
	<b>DEVICE PHYSICS</b>	<b>(03 Hours)</b>	
	Review of Semiconductor Physics: PN Junction diode, Heterojunctions, MOSFETS.		
	<b>SEMICONDUCTOR CARRIER TRANSPORT EQUATIONS</b>	<b>(07 Hours)</b>	
	The Boltzmann model, Maxwell's Equations, The Classical Semiconductor Equations, Boundary Conditions, Generation and Recombination, and Thermal Conductivity and Heat Flow.		
	<b>CLOSED-FORM ANALYTICAL MODELS</b>	<b>(08 Hours)</b>	
	Solution Techniques for the Semiconductor Equations, Closed-Form Analysis of the Semiconductor Equations, Analysis of a PN junction diode, Analysis of Field effect Transistor Operation, Analysis of MOSFET Operation and Limitations of Closed-Form Analyses		
	<b>FINITE-DIFFERENCE METHOD</b>	<b>(06 Hours)</b>	
	Finite-Difference Schemes, Discretization of the Semiconductor Equations, Methods of Solving the Finite-Difference Equations, Boundary Conditions, and Examples of Finite-Difference Simulations.		
	<b>SEMICLASSICAL TRANSPORT EQUATIONS</b>	<b>(06 Hours)</b>	
	Hot Electron Effects: The Hydrodynamic Semi-classical Semiconductor Equations, Examples of Hot Electron Modelling		
	<b>SIMULATION OF HETEROJUNCTION DEVICES</b>	<b>(05 Hours)</b>	
	Semiconductor Equations for Heterojunctions, High Electron Mobility Transistors: Closed-Form Models and Numerical Models.		
	<b>THE MONTE CARLO METHOD</b>	<b>(05 Hours)</b>	
	The Monte Carlo Method applied to Carrier Transport in Semiconductors: Equations of Motion, Energy Band Structure and Free Flight, and Scattering Mechanisms, Treatment of Results, and Applications of Monte Carlo Simulations.		

	<b>QUANTUM TRANSPORT THEORY</b>	<b>(05 Hours)</b>
	Extension of Semiclassical Transport Concepts to Quantum Structures, Quantum mechanics – Basic Concepts, Application of Quantum Mechanics to Semiconductor Device Modelling, Quantum Transport Theory, and Applications of Quantum Transport Theory	
	<b>Total Contact Time: = 45 Hours</b>	
<b>3.</b>	<b>Books Recommended</b>	
	<ol style="list-style-type: none"> <li>1. Snowden C.M., and, Snowden E., "Introduction to Semiconductor Device Modeling", World-Scientific, 1998.</li> <li>2. Selberherr S., "Analysis and Simulation of Semiconductor Devices", Springer-Verlag, First edition, 1984.</li> <li>3. Taur Y. and Ning T.H. "Fundamentals of Modern VLSI Devices, ", Cambridge University Press, Third Edition, 2021.</li> <li>4. Vasileska D., Goodnick S. M., and Klimeck G., "Computational Electronics Semiclassical and Quantum Device Modeling and Simulation, CRC Press, 2010.</li> <li>5. Sze S. M., Li Y., and Kwok K. Ng, "Physics of Semiconductor Devices", John Willey, Fourth Edition, 2021.</li> </ol>	

B.Tech. III (VL) Semester V HARDWARE DESCRIPTION LANGUAGE VL343	Scheme	L	T	P	Credit
		3	0	0	03

<b>1.</b>	<b>Course Outcomes (COs):</b>				
	At the end of the course the students will be able to:				
	CO1	Understand the concept of structural, data flow and behavioral style of hardware description and model various delays			
	CO2	Implement register transfer and gate level Digital system circuits. Also, verify with HDL simulations, Sequential circuits and FSMs			
	CO3	Develop and implement combinational logic circuits such as mux, demux, encoder, decoder, adders using Verilog and VHDL.			
	CO4	Evaluate the synthesized hardware for area, power and speed			
	CO5	Design ALU, instruction decoder, FIFO using HDL			
<b>2.</b>	<b>Syllabus</b>				
	<b>INTRODUCTION</b>				<b>(11 Hours)</b>
	Basic Concepts Of Hardware Description Languages, Hierarchy, Concurrency, Logic And Delay Modeling, Structural, Data-Flow And Behavioral Styles of Hardware Description, Architecture Of Event Driven Simulators				
	<b>VHDL – MODELLING AND ANALYSIS</b>				<b>(16 Hours)</b>
	Syntax And Semantics Of VHDL, Variable And Signal Types, Arrays And Attributes, Operators, Expressions And Signal Assignments, Entities, Architecture Specification And Configurations, Component Instantiation, Concurrent And Sequential Constructs, Use Of Procedures And Functions, Examples of Digital Design Using VHDL				
	<b>VERILOG – DIGITAL DESIGN AND SYNTHESIS</b>				<b>(18 Hours)</b>
	Syntax And Semantics Of Verilog, Variable Types, Arrays And Tables, Operators, Expressions And Signal Assignments, Modules, Nets And Registers, Concurrent And Sequential Constructs, Tasks And Functions, Examples Of Design Using Verilog, Synthesis Of Logic From Hardware Description				
	<b>(Total Contact Hours: 45)</b>				
<b>3.</b>	<b>Books Recommended</b>				
	<ol style="list-style-type: none"> <li>1. Bhaskar J.,“VHDL Primer”,Pearson Education Asia, 3rd Edition, 2015</li> <li>2. Perry D.,“VHDL”,Tata McGraw-Hill, 4th Edition, 2017</li> <li>3. Navabi Z.,“VHDL”,McGraw Hill, 3rd Edition,2007</li> <li>4. Palnitkar S.,“Verilog HDL: A Guide to Digital Design and Synthesis”, Pearson, 2nd Edition, 2003</li> <li>5. Bhaskar J.,“Verilog HDL Synthesis - A Practical Primer”,Star Galaxy Publishing, 2018</li> </ol>				

B.Tech. III (VL) Semester V SENSORS AND TRANSDUCERS EC361	Scheme	L	T	P	Credit
		3	0	0	03

1.	<b>Course Outcomes (COs):</b>	
	At the end of the course the students will be able to:	
	CO1	Explain the different types of sensors and transducers with working principle.
	CO2	Apply the concepts of sensors for various applications.
	CO3	Analyze different sensors and transducers for various applications.
	CO4	Evaluate the applications of sensors in measurements/instrumentation.
	CO5	Design the basic sensors systems for different applications.
2.	<b>Syllabus:</b>	
	<b>INTRODUCTION</b>	<b>(05 Hours)</b>
	General Concepts and Terminology, Definition of Transducer, Sensor and Actuator, Transducer/Sensor Classification, Criteria to Choose a Transducer/Sensor, Characteristics parameters of Sensors.	
	<b>RESISTIVE TRANSDUCERS</b>	<b>(06 Hours)</b>
	Resistive Potentiometers, Strain Gauges, Resistive Temperature Detectors, RTDs, PTD, Thermistors, Light-Dependent Resistors (LDRs), Resistive Hygrometers, Resistive Gas Sensors	
	<b>INDUCTIVE AND MAGNETIC TRANSDUCERS</b>	<b>(06 Hours)</b>
	Inductive Transducers: Self-inductive transducer, Mutual inductive transducers, Linear Variable Differential Transformer-LVDT Accelerometer, Applications of Inductive Transducers such as proximity sensors for position measurement, dynamic motion measurement, Magnetic Sensors: Sensors based on Hall Effect, Performance Characteristics and Applications.	
	<b>CAPACITIVE TRANSDUCERS</b>	<b>(04 Hours)</b>
	Working Principle of Capacitive Transducer, Variable Distance based Capacitive Transducers, Variable Area based Capacitive Transducers, Variable Distance based Capacitive Transducers, Calculation of sensitivities, Applications of Capacitive Transducers for the measurement of different physical and bio-analytes.	
	<b>SELF-GENERATING TRANSDUCERS</b>	<b>(06 Hours)</b>
	Principle of operation, construction, theory, advantages and disadvantages and applications of following transducers: Thermocouple, Piezo-electric transducer, Pyroelectric transducers, Photo-voltaic transducer and Electrochemical transducer.	
	<b>OPTICAL AND ACOUSTIC TRANSDUCERS</b>	<b>(04 Hours)</b>
	Principle of Optical fiber based sensors, Types of optical sensors, Applications of optical sensors and biosensors. Principle Acoustic transducers, SAW and IDT sensors, Applications of Acoustic transducers, Ultrasonic Sensor.	
	<b>BIOSENSORS</b>	<b>(03 Hours)</b>
	Principle of Biosensors, Performance Criteria of Biosensors, Types of Biosensors such as Electrochemical, Thermal, Resonant, Ion-sensitive, Optical etc. and its applications.	
	<b>PRESSURE, FLOW AND LEVEL TRANSDUCERS</b>	<b>(07 Hours)</b>
	Pressure Transducers Like U-tube manometer, Bourdon tube, Diaphragm and Bellows, Membranes And Thin Plates, Piezo-resistive, Capacitive Sensors, VPR Sensors, Pirani vacuum gauge Vacuum Sensors. Flow Transducers Like Differential Pressure, Orifice Plate Flow meter, Flow Nozzle, Hot Wire	



	Anemometer, Ultrasonic Flow meter, Vortex Flow meter. Level Transducers Like Displacer, Float, Pressure Gages, Capacitive, Resistive, Ultrasonic type level measurements, Level Switch.
	<b>ADVANCEMENTS IN SENSORS AND TRANSDUCERS</b> <span style="float: right;"><b>(04 Hours)</b></span>
	Sensors Used In Smartphone, Sensors Used In Smart city, Sensors For Robotics, MEMS and Nano Sensors, Smart and Integrated Sensors, IoT Applications.
	<b>(Total Contact Hours: 45)</b>
<b>3.</b>	<b><u>Books Recommended:</u></b>
	<ol style="list-style-type: none"> <li>1. S. Vijayachitra, "Transducers Engineering", PHI Learning Pvt. Ltd., 1<sup>st</sup> Ed., 2016</li> <li>2. Ghosh Arun K., "Introduction to Transducers", PHI Learning Pvt. Ltd., 1<sup>st</sup> Ed., 2014</li> <li>3. Patranabis D., "Sensors and Transducers", 2nd Ed., Prentice-Hall India, 2004.</li> <li>4. Shawhney A. K., "A Course in Electrical and Electronic Measurements and Instrumentation", Dhanpat Rai &amp; Sons, January 2021.</li> <li>5. Alok Barua, "Fundamental of Industrial Instrumentation", 1st Ed., Wiley India, 2011.</li> <li>6. Jacob Fraden, "Handbook of Modern Sensors: Physics, Designs and Applications", 3rd Ed., Springer, 2004.</li> </ol>

B. Tech. III (VL) Semester VI ANALOG VLSI DESIGN VL302	Scheme	L	T	P	Credit
		3	0	2	04

1.	<b>Course Outcomes (COs):</b>				
	At the end of the course the students will be able to:				
	CO1	Understand Impact of MOS Device Parameters on Analog Circuit Design and the Analog Design Requirements.			
	CO2	Design and Analyze various CMOS Amplifiers, Differential Amplifiers, Current Source/Sink Circuitry.			
	CO3	Analyze various Op-amp topologies and compensation techniques.			
	CO4	Evaluate suitability of a specific topology of Analog Sub-Circuits / Biasing Circuits / Data Converters etc. for a particular application.			
	CO5	Investigate Switch Capacitor Circuits for filter design			
2.	<b>Syllabus</b>				
	<b>ANALOG CMOS SUB-CIRCUITS</b>				<b>(10 Hours)</b>
	Small Signal Model For MOS, MOS Switch, MOS Resistors, Current Sink/Source, High Input Impedance Current Mirrors, Differential, Cascode And Current Amplifiers, Output Amplifiers, High Gain Amplifier Architectures				
	<b>CMOS OPERATIONAL AMPLIFIERS</b>				<b>(09 Hours)</b>
	Design of CMOS Operational Amplifiers, Telescopic Op-amp topologies, Compensation, Design of Two Stage Op-Amps, Cascode Op-Amps, Simulation And Measurement Techniques				
	<b>HIGH PERFORMANCE CMOS OP-AMPS</b>				<b>(07 Hours)</b>
	Buffered Op-Amps, High Speed/Frequency Op-Amps, Differential Output Op-Amps, Micro Power Op-Amps, Low Noise And Low Voltage Op-Amps				
	<b>SWITCHED CAPACITOR FILTERS</b>				<b>(09 Hours)</b>
	Switched Capacitor Circuits: Design and Analysis, Switched Capacitor Amplifiers, Switched Capacitor Integrators, Z Domain Models, 1st And 2nd Order Switch Capacitor Filters, Higher Order Filters				
	<b>D/A AND A/D CONVERTERS</b>				<b>(10 Hours)</b>
	Sample And Hold Circuits. Characterization of DAC, Nyquist Rate, Parallel DAC, Extending Resolution Of Parallel DAC, Serial DAC, Characterization Of ADC, Serial ADC, High Speed ADC, Over Sampling Techniques				
	<b>Total Contact Time: 45 Hours</b>				

<b>3.</b>	<b><u>List of Practical:</u></b>
	<ol style="list-style-type: none"> <li>1. Obtain various V-I characteristics of PMOS and NMOS transistor.</li> <li>2. Design and simulate single stage CS amplifier with different load</li> <li>3. Design and simulate single stage CG and CD amplifier with different load</li> <li>4. Design &amp; Simulate following current mirrors topologies.</li> <li>5. Simulate and evaluate CS amplifier with feedback.</li> <li>6. Design and Simulate Cascode amplifier with following specifications:</li> <li>7. Characterize and evaluate Differential amplifier with resistive load.</li> <li>8. Realize 3-bit Charge Scaling DAC and find output voltage for all input combinations.</li> <li>9. Design 4-bit R-2R ladder DAC using active and passive switches</li> <li>10. Design and Simulate Differential amplifier with current mirror load for given specifications.</li> <li>11. Design of uncompensated single stage telescopic op-amp.</li> <li>12. Realize and evaluate folded cascade op-amp</li> </ol>
<b>4.</b>	<b>Books Recommended:</b>
	<ol style="list-style-type: none"> <li>1. John D. A. and Martin K., "Analog Integrated Circuit Design", 2nd Ed., Wiley, 2013</li> <li>2. Razavi Behzad, "Design of Analog CMOS Integrated Circuit", Tata McGraw-Hill, 2nd Edition, 2017</li> <li>3. Allen Philip and Holberg Douglas, "CMOS Analog Circuit Design", Oxford University Press, 3rd Edition, 2016</li> <li>4. Gregorian R. and Temes G.C., "Analog MOS ICs for Signal Processing", Wiley 2008</li> <li>5. Baker Jacob R., Harry W. Li and Boyce David E., "CMOS: Circuit Design, Layout and Simulation", Wiley, Interscience, 3rd Edition, 2013</li> </ol>

B.Tech. III (VL) Semester VI VLSI SYSTEM DESIGN VL304	Scheme	L	T	P	Credit
		3	0	2	04

1.	<b>Course Outcomes (COs):</b>				
	At the end of the course the students will be able to:				
	CO1	Describe systems levels issues related to interconnect and its solution.			
	CO2	Apply the system decompositions in data path and control path.			
	CO3	Analysis of sequential logic circuit design.			
	CO4	Evaluate various Timing issues and its solutions.			
	CO5	Design systems with shared memory architecture.			
2.	<b>Syllabus:</b>				
	<b>INTERCONNECT</b>				<b>(12 Hours)</b>
	The Wire, Interconnect Parameter, Electrical and Spice Wire Model, RLC Parasitic, Signal Integrity and High Speed Behavior Of Interconnects: Ringing, Cross Talk And Ground Bounce. Layout Strategies at IC And Board Level for Local and Global Signals, Power Supply Decoupling, Advance Interconnect Techniques. Clocking strategy.				
	<b>SYSTEM HARDWARE DECOMPOSITION</b>				<b>(10 Hours)</b>
	VLSI Design Flow, Mapping Algorithms into architectures, Data Path And Control Path, Register Transfer Level Description, Control Path Decomposition (Interfacing With FSM), Pitfalls of Decomposition, Critical Path and worst case timing analysis, Control Flow And Data Flow Pipelines, Communication Between Subsystems, Control Deadlocks. Concept of hierarchical system design; Data-path element: Data-path design philosophies, fast adder, multiplier, driver etc. Timing And Control Shared Memory Data Hazards And Consistency, Mutual Exclusion.				
	<b>DESIGNING OF SEQUENTIAL LOGIC CIRCUIT</b>				<b>(10 Hours)</b>
	Timing classification; Synchronous design; Self-timed circuit design; Clock Synthesis and Synchronization: Synchronizers; Arbiters; Clock Synthesis; PLLs; Clock generation; Clock distribution; Synchronous Vs Asynchronous Design, Static And Dynamic Latches And Registers, Design And Optimization Of Pipelined Stages, Timing Issues In Digital Circuits, Handling Multiple Clock Domains, Interface Between Synchronous And Asynchronous Blocks, Set-Up And Hold Time Violation, Concept Of Meta-Stability.				
	<b>MEMORY SUBSYSTEM DESIGN</b>				<b>(13 Hours)</b>
	Memory Architecture, Shared Memory Architecture, Data Hazards and Consistency, Mutual Exclusion				
	<b>PRACTICAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY</b>				<b>(30 Hours)</b>
	<b>Total Contact Time: = 45 Hours + 30 Hours = 75 Hours</b>				

<b>3.</b>	<b>List of Practical:</b>
	<ol style="list-style-type: none"> <li>1. Introduction of IP Integrator. Implement the trigonometric function using CORDIC IP</li> <li>2. Design and Simulate following using IP <ol style="list-style-type: none"> <li>a) Single MAC , b) Parallel MAC, c) Serial MAC</li> </ol> </li> <li>3. Design and Implement Low Pass FIR filter</li> <li>4. Debugging MAC unit in hardware using ILA core and viewing ILA probe data in the waveform viewer. RTL 2 GDSII (Standard Cell based Semi custom ASIC Flow) <ul style="list-style-type: none"> <li>● To study Logic synthesis: Using standard cell library and analysis of area, power, delay report. To obtain the design constraint file, LEC (Logic Equivalence Check), DFT (Design For Testability) insertion to verify the chip after fabrication, Gate-level netlist generation</li> <li>● To study Place and Route (PnR): To place all the standard cells, Macros and I/O pads with minimal area, with minimal delay and Route based on Gate-level netlist, Floor Plan, Power Plan, Placement, CTS (Clock Tree Synthesis), and Routing , DRC (Design Rule Check) error, GDS-II file generation</li> <li>● Signoff or Tapout : To fix the timing violations by post route simulation and a final layout file free from all the violations is streamed out in GDSII format</li> </ul> </li> <li>5. Topics for Mini Projects: Radix-4 Booth Multiplier, Parallel prefix adders, UART Hardware, I2C transceiver hardware, Divider, Square Root, CORDIC arithmetic, Control unit design for CPU Data path</li> </ol>
<b>4.</b>	<b>Books Recommended</b>
	<ol style="list-style-type: none"> <li>1. Rabaey Jan M., Chandrakasan Anantha and Borivoje Nikolic, "Digital Integrated Circuits (Design Perspective)", 2nd Ed., Prentice Hall of India, 2016 (Reprint).</li> <li>2. Neil H. E. Weste, David. Harris and Ayan Banerjee,, "CMOS VLSI Design", 4<sup>th</sup> Ed., Pearson Education, 2019</li> <li>3. Smith M. J. S., "Application Specific Integrated Circuits", 1st Ed., Addison Wesley, 1999.</li> <li>4. Dally W. J. and Poulton J. W., "Digital System Engineering", 1st Ed., Cambridge University Press, 1998.</li> <li>5. Hall S. H., Hall G. W. and McCall J. A., "High Speed Digital System Design", 1st Ed., John Wiley &amp; Sons, 2000.</li> <li>6. Bakoglu H. B., "Circuit Interconnect and Packaging For VLSI", 1st Ed., Addison-Wesley, 1990.</li> <li>7. Laung-Terng Wang, Cheng-Wen Wu and Xiaoqing Wen, "VLSI Test principles And Architectures Design For Testability", 1st Ed., Morgan Kaufmann Publishers, 2006.</li> </ol>
<b>5.</b>	<b>Reference Books</b>
	<ol style="list-style-type: none"> <li>1. Bakoglu H. B., "Circuit Interconnect and Packaging For VLSI", 1st Ed., Addison-Wesley, 1990.</li> <li>2. Laung-Terng Wang, Cheng-Wen Wu and Xiaoqing Wen, "VLSI Test principles And Architectures Design For Testability", 1st Ed., Morgan Kaufmann Publishers, 2006.</li> </ol>

B.Tech. III (VL) Semester VI REAL TIME SYSTEMS VL322	Scheme	L	T	P	Credit
		3	0	2	04

1.	<b>Course Outcomes (COs):</b>	
	At the end of the course the students will be able to:	
	CO1	Explain fundamental principles for programming of real time systems with time and resource limitations.
	CO2	Describe the foundation for programming languages developed for real time programming.
	CO3	Account for how real time operating systems are designed and functions.
	CO4	Describe what a real time network is.
	CO5	Use real time system programming languages and real time operating systems for real time applications.
	CO6	Analyse real time systems with regard to keeping time and resource restrictions.
2.	<b>Syllabus:</b>	
	<b>INTRODUCTION TO REAL-TIME SYSTEMS</b>	<b>(10 Hours)</b>
	Hard Versus Soft Real Time Systems, Reference Models of Real Time Systems, Operating System Services, I/O Subsystems, Network Operations Systems, Real Time Embedded Systems, Operating Systems Interrupt Routines in RTOS Environments, RTOS Task Scheduling Models, Interrupt Latency And Response Time, Standardization Of RTOS.	
	<b>REAL-TIME SCHEDULING AND SCHEDULABILITY ANALYSIS</b>	<b>(10 Hours)</b>
	Task, Process And Threads, Commonly Used Approaches To Real Time Scheduling, Clock-Driven Scheduling, Priority Driven Scheduling Of Periodic Tasks, Hybrid Schedules, Event Driven Schedules, Earliest Dead Line First (EDF) Scheduling, Rate Monotonic Algorithm (RMA), Real Time Embedded Operating Systems: Standard & Perspective, Real Time Operating Systems: Scheduling Resource Management Aspects, Quasi-Static Determining Bounds On Execution Times.	
	<b>INTER-PROCESS COMMUNICATION AND SYNCHRONIZATION OF PROCESSES, TASKS AND THREADS</b>	<b>(06 Hours)</b>
	Multiple Process in An Application, Data Sharing By Multiple Tasks And Routines Inter Process Communication.	
	<b>REAL-TIME OPERATING SYSTEMS</b>	<b>(13 Hours)</b>
	Handling Resources Sharing and Dependencies Among Real Time Tasks, Resource Sharing Among real Time tasks, Priority Inversion, Priority Inheritance Protocol (PIP), Highest Locker Protocol (HLP), Priority Ceiling Protocol (PCP), Different Types of Priority Inversion Under PCP, Important Features of PCP, Handling Task Dependencies, Real time communication, Real time systems for multiprocessor systems, Real-time databases.	
	<b>COMMERCIAL REAL TIME OPERATING SYSTEMS</b>	<b>(06 Hours)</b>
	Time Services, Unix As Real Time OS, Non-Primitive Kernel, Dynamic Priority Levels, Unix Based Real Time OS, Extension to the Traditional Unix Kernel, Host Target Approach, Preemption Point Approach, RT Linux, Windows CE as Real Time OS, Real Time POSIX Standard, MC/OS-II	
	<b>PRACTICAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY</b>	<b>(30 Hours)</b>
	<b>(Total Contact Time: 45 Hours + 30 Hours = 75 Hours)</b>	

<b>3.</b>	<b><u>List of Practical:</u></b>
	<ol style="list-style-type: none"> <li>1. Concepts of Multi-threading using pThreads library</li> <li>2. Semaphore, Mutual exclusion and Condition variable using pThreads</li> <li>3. Data synchronization using pThreads.</li> <li>4. Introduction to FreeRTOS and Target hardware</li> <li>5. LED blinking using FreeRTOS library</li> <li>6. UART transmission using FreeRTOS library</li> <li>7. Multiple GPIOs and LED using FreeRTOS library</li> <li>8. Implementation of Round-Robin algorithm using FreeRTOS</li> <li>9. Implementation of EDF Algorithms using FreeRTOS</li> <li>10. Implementation of RMA Algorithm using FreeRTOS</li> <li>11. Implementation of Resource Access Control using FreeRTOS</li> </ol>
<b>4.</b>	<b><u>Books Recommended:</u></b>
	<ol style="list-style-type: none"> <li>1. Rajib Mall, "Real Time Systems Theory and Practice", 1st Ed., Pearson Education, 2007.</li> <li>2. Wayne Wolf, "Computers as Components: Principles of Embedded Computing System Design", 2nd Ed., Morgan Kaufman, 2008.</li> <li>3. Liu Jane, "Real-time Systems", 1st Ed., PHI, 2000.</li> <li>4. Albert M. K. Cheng, "REAL-TIME SYSTEMS Scheduling, Analysis, and Verification", 1st Ed., Wiley Interscience, 2002.</li> <li>5. Richard Zurawski, "Embedded Systems Handbook", 1st Ed., CRC Taylor Francis, 2006.</li> </ol>

<b>B.Tech. III (VL) Semester VI</b> <b>VLSI ARCHITECTURES FOR DIGITAL SIGNAL PROCESSING</b> <b>EC324</b>	<b>Scheme</b>	L	T	P	Credit
		3	0	2	04

1.	<b>Course Outcomes (COs):</b>		
	At the end of the course the students will be able to:		
	CO1	Describe DSP/ML algorithms using data flow graphs and various VLSI architectures for signal processing and Machine learning	
	CO2	Apply fast convolution methods for optimization.	
	CO3	Analyze critical path algorithm and strength reduction.	
	CO4	Evaluate signal processing/Machine Learning architectures based on area and power.	
	CO5	Design VLSI architectures for the signal processing/Machine Learning based on specifications.	
2.	<b>Syllabus:</b>		
	<b>DSP CONCEPTS</b>		<b>(08 Hours)</b>
	Linear system theory, DFT, FFT, DCT realization of digital filters. Typical DSP algorithms, DSP applications, Data flow graph presentation of DSP algorithm.		
	<b>ARCHITECTURAL ISSUES</b>		<b>(10 Hours)</b>
	Binary Adders, Binary multipliers, Multiply Accumulator (MAC) and Sum of Product (SOP). Pipelining and Parallel Processing, Retiming, Unfolding, Folding, Register Minimization Technique and Systolic architecture design, Cordic Architecture, Distributed Arithmetic Architecture		
	<b>FAST CONVOLUTION</b>		<b>(09 Hours)</b>
	Cook-Toom algorithm modified Cook-Toom algorithm, Winograd algorithm, modified Winograd algorithm, Algorithmic strength reduction in filters and transforms, DCT and inverse DCT, parallel FIR filters.		
	<b>HARDWARE ARCHITECTURES FOR MACHINE LEARNING</b>		<b>(10 Hours)</b>
	Architectural approaches for implementing DNN: reduced precision of operations and operands (floating point to fixed point, reducing the bit width, nonuniform quantization, and weight sharing), reduce number of operations and model size (compression, pruning, and compact network architectures). Advanced topics in ML hardware design		
	<b>POWER ANALYSIS IN DSP SYSTEMS</b>		<b>(11 Hours)</b>
	Scaling versus power consumption, power analysis, power reduction techniques, power estimation techniques, low power IIR filter design, Low power CMOS lattice IIR filter.		
	<b>PRACTICAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY</b>		<b>(30 Hours)</b>
	<b>(Total Contact Time: 45 Hours + 30 Hours = 75 Hours)</b>		



<b>3.</b>	<b><u>List of Practical:</u></b>
	<ol style="list-style-type: none"> <li>1. Investigation in FIR Filter to Improve Power Efficiency and Delay Reduction.</li> <li>2. Power Optimization of Single Precision Floating Point FFT Design Using Fully Combinational Circuits</li> <li>3. Area-Time Efficient Scaling-Free CORDIC Using Generalized Micro-Rotation Selection</li> <li>4. Design and Implementation of Adaptive filtering algorithm for Noise Cancellation in speech signal on FPGA</li> <li>5. A Reconfigurable Overlapping FFT/IFFT Filter</li> <li>6. High-Throughput Programmable Systolic Array FFT Architecture and FPGA Implementations</li> <li>7. Hardware Implementation of Adaptive LMS Filter</li> <li>8. Hardware implementation of Convolution Engine</li> <li>9. Hardware implementation of Max Pool Layer</li> <li>10. Hardware implementation of Quantized Neural Network</li> <li>11. Mini Projects</li> </ol>
<b>4.</b>	<b><u>Books Recommended:</u></b>
	<ol style="list-style-type: none"> <li>1. Keshab K. Parhi, "VLSI Digital Signal Processing Systems, Design and Implementation", 1st Ed., John Wiley, 2007.</li> <li>2. Keshab K. Parhi and Takao Nishitani, Marcel Dekker "Digital Signal Processing for Multimedia Systems", 1st Ed., CRC Press, 1999.</li> <li>3. U. Meyer-Baese, "Digital Signal processing with Field Programmable Arrays", 4rd Ed., Springer, 2014.</li> <li>4. Vivienne Sze, Yu-Hsin Chen, Tien-Ju Yang, Joel S. Emer, "Efficient Processing of Deep Neural Networks", Springer Nature, 31 May 2022</li> <li>5. Magdy A. Bayoumi, "VLSI Design Methodologies for Digital Signal Processing Architectures", Springer US, 2012</li> </ol>
<b>5.</b>	<b><u>Reference Books:</u></b>
	<ol style="list-style-type: none"> <li>1. V. Sze, "Designing Hardware for Machine Learning," in IEEE Solid-State Circuits Magazine, vol. 9, no. 4, pp. 46-54, Fall 2017.</li> <li>2. Maurizio Martina, "VLSI Architectures for Future Video Coding", IET, 2019</li> </ol>

B.Tech. III (VL) Semester VI FOUNDATION OF VLSI CAD VL342	Scheme	L	T	P	Credit
		3	0	0	03

1.	<b>Course Outcomes (COs):</b>				
	At the end of the course the students will be able to:				
	CO1	Understand CAD tools used for VLSI design and synthesis			
	CO2	Optimize the algorithms for partitioning in the design process of Complex IC			
	CO3	Demonstrate capability of floor planning algorithm for CAD tool			
	CO4	Gather knowledge of Placement and Routing.			
	CO5	Understand Timing Closure			
2.	<b>Syllabus:</b>				
	<b>INTRODUCTION TO VLSI CAD AND SYNTHESIS</b>				<b>(08 Hours)</b>
	Intro to VLSI CAD & Logic Synthesis • Graph Theory & Optimization problems • Boolean Algebra • Boolean Function Representation & Manipulation: BDDs • Satisfiability & Graph Covering				
	<b>NETLIST AND SYSTEM PARTITIONING</b>				<b>(08 Hours)</b>
	Optimization Goals, Partitioning Algorithms: Kernighan-Lin (KL) Algorithm, Extensions of the Kernighan-Lin Algorithm, Fiduccia-Mattheyses (FM) Algorithm, A Framework for Multilevel Partitioning, Clustering, Multilevel Partitioning, System Partitioning onto Multiple FPGAs..				
	<b>CHIP PLANNING</b>				<b>(08 Hours)</b>
	Introduction to Floor planning, Optimization Goals in Floor planning, Floorplan Representations, Floor planning Algorithms, Pin Assignment, Power and Ground Routing				
	<b>GLOBAL AND DETAILED PLACEMENT AND ROUTING</b>				<b>(13 Hours)</b>
	Global Placement, Min-Cut Placement, Analytic Placement, Simulated Annealing, Modern Placement Algorithms, Legalization and Detailed Placement, The Global Routing Flow: Single-Net Routing; Rectilinear Routing; Global Routing in a Connectivity Graph; Finding Shortest Paths with Dijkstra's Algorithm; Finding Shortest Paths with A* Search, Full-Netlist Routing: Routing by Integer Linear Programming; Rip-Up and Reroute (RRR), Modern Global Routing: Pattern Routing; Negotiated Congestion Routing, Detailed Routing, Specialized Routing				
	<b>TIMING CLOSURE</b>				<b>(08 Hours)</b>
	Timing Analysis and Performance Constraints: Static Timing Analysis; Delay Budgeting with the Zero-Slack Algorithm, Timing-Driven Placement: Net-Based Techniques; Embedding STA into Linear Programs for Placement, Timing-Driven Routing: The Bounded-Radius, Bounded-Cost Algorithm; Prim-Dijkstra Tradeoff; Minimization of Source-to-Sink Delay, Physical Synthesis: Gate Sizing; Buffering; Netlist Restructuring				
	<b>(Total Contact Time: 45 Hours)</b>				

<b>3.</b>	<b><u>Books Recommended:</u></b>
	<ol style="list-style-type: none"> <li>1. Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu, "VLSI Physical Design: From Graph Partitioning to Timing Closure", Springer, 2011.</li> <li>2. Gary D. Hachtel, Fabio Somenzi, "Logic Synthesis and Verification Algorithms", Springer US, 1996</li> <li>3. N. Shervani, "Algorithms for VLSI Physical Design Automation", 3rd Edn., Kluwer Academic Publishers, 1998</li> <li>4. Giovanni De Micheli, "Synthesis and Optimization of Digital Circuits", McGraw-Hill Education, 1994</li> <li>5. S. H. Gerez, "Algorithms for VLSI Design Automation", John Wiley &amp; Sons, 1999</li> </ol>
<b>4.</b>	<b><u>Reference Books:</u></b>
	<ol style="list-style-type: none"> <li>1. Keshap K. Parhi, "VLSI Digital Signal Processing Systems, Design and Implementation", 1st Ed., John Wiley, 2007.</li> </ol>

B.Tech. III (VL) Semester VI MEMORY TECHNOLOGY VL344	Scheme	L	T	P	Credit
		3	0	0	03

<b>1.</b>	<b><u>Course Outcomes (COs):</u></b>										
	At the end of the course the students will be able to: <table border="1" style="margin-left: 20px;"> <tr> <td>CO1</td> <td>Understand fundamental concepts of different memory technologies</td> </tr> <tr> <td>CO2</td> <td>Describe static RAM &amp; dynamic RAM</td> </tr> <tr> <td>CO3</td> <td>Compare the various memory technologies</td> </tr> <tr> <td>CO4</td> <td>Analyze the various memory technologies</td> </tr> <tr> <td>CO5</td> <td>Design different advanced memory technologies</td> </tr> </table>	CO1	Understand fundamental concepts of different memory technologies	CO2	Describe static RAM & dynamic RAM	CO3	Compare the various memory technologies	CO4	Analyze the various memory technologies	CO5	Design different advanced memory technologies
CO1	Understand fundamental concepts of different memory technologies										
CO2	Describe static RAM & dynamic RAM										
CO3	Compare the various memory technologies										
CO4	Analyze the various memory technologies										
CO5	Design different advanced memory technologies										
<b>2.</b>	<b><u>Syllabus:</u></b>										
	<b>INTRODUCTION TO MEMORY TECHNOLOGIES</b> <span style="float: right;"><b>(08 Hours)</b></span> Memory organization and overview of memory technology: market, trends and technologies, Overview of volatile and non-volatile memory technology, Static Random-Access Memory (SRAM), Dynamic RAM (DRAM), 1T-1C architecture, Capacitorless-DRAM, On-chip memory, on-chip memory types.										
	<b>STATIC RAM</b> <span style="float: right;"><b>(10 Hours)</b></span> Static Random Access Memories (SRAMs), SRAM Cell Structures, MOS SRAM Architecture, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, Advanced SRAM Architectures, Application Specific SRAMs.										
	<b>DYNAMIC RAM</b> <span style="float: right;"><b>(09 Hours)</b></span> DRAMs, MOS DRAM Cell, Bi-CMOS DRAM, Error Failures in DRAM, Advanced DRAM Design and Architecture, Application Specific DRAMs, SRAM and DRAM Memory controllers.										
	<b>FLASH MEMORY</b> <span style="float: right;"><b>(08 Hours)</b></span> Flash memory: NOR and NAND architecture, Poole Frenkel emission and Fowler-Nordheim tunneling, floating gate (FG) and charge-trap (CT) NAND flash, reliability, scaling and multi-bit capability (MLC) 3D NAND, BICS, TCAT, V-NAND, VG NAND Flash, reliability and MLC										
	<b>ADVANCED MEMORY TECHNOLOGIES</b> <span style="float: right;"><b>(10 Hours)</b></span> High-density Memory Packing Technologies, Emerging non-volatile memories (eNVM): Resistive RAM (RRAM), unipolar and bipolar stacks, oxygen vacancy and ionic transport, reliability and endurance, Phase change memory (PCM), Ferroelectric RAM (FeRAM), Gallium Arsenide (GaAs) FRAMs, Conductive Bridge RAM (CBRAM) and Spin-transfer Torque Magnetic RAM (STT-MRAM)										
	<b>(Total Contact Hours: 45)</b>										
<b>3.</b>	<b><u>Books Recommended:</u></b>										
	<ol style="list-style-type: none"> <li>1. S. Yu, "Semiconductor Memory Devices and Circuits", 1<sup>st</sup> Edition, CRC Press, 2022.</li> <li>2. Ashok K. Sharma, "Semiconductor Memories: Technology, Testing, and Reliability", 1<sup>st</sup> Edition, Wiley IEEE, 2013</li> <li>3. Kiyoo Itoh, "VLSI Memory Chip Design", 1st Edition, Springer, 2001</li> <li>4. N. Weste and D. Harris, "CMOS VLSI Design: A Circuits and Systems Perspective", 3<sup>rd</sup> Edition. Pearson, 2006</li> <li>5. Y. Nishi and Magyari-Kope, "Advances in non-volatile memory and storage technology", Woodhead Publishing, 1<sup>st</sup> Edition, 2019.</li> <li>6. Keeth, Baker, Johnson, and Lin, "DRAM Circuit Design: Fundamental and High-Speed Topics", 2<sup>nd</sup> Edition, Wiley, IEEE 2007.</li> </ol>										

B.Tech. III (VL) Semester VI LOW POWER VLSI DESIGN VL346	Scheme	L	T	P	Credit
		3	0	0	03

1.	<b>Course Outcomes (COs):</b>		
	At the end of the course the students will be able to:		
	CO1	Understand the physics of power dissipation in CMOS	
	CO2	Estimate power that occurs due to various signal and circuit phenomena	
	CO3	Design low power CMOS circuits	
	CO4	Analyze VLSI Design Methodologies for achieving low power	
	CO5	Evaluate algorithms for power estimation and optimization	
2.	<b>Syllabus</b>		
	<b>PHYSICS OF POWER DISSIPATION IN CMOS</b>		<b>(08 Hours)</b>
	Submicron MOSFET, Gate induced drain leakage, Short circuit dissipation, Dynamic dissipation, Load capacitance, Low power limits: Hierarchy limits, fundamental limits, device limit, circuit limit, system limit		
	<b>POWER ESTIMATION</b>		<b>(08 Hours)</b>
	Probabilistic Techniques for Signal activity Estimation, Statistical Technique to estimate average power, Estimation of Glitch power, Power sensitivity analysis, Input vector compaction, Domino CMOS, Circuit reliability, High level power estimation, Estimation of maximum power		
	<b>DESIGN OF LOW POWER CMOS CIRCUITS</b>		<b>(09 Hours)</b>
	Circuit Design Styles, Leakage current and submicron device issues, Low voltage circuit design techniques, Multiple supply voltages		
	<b>VLSI DESIGN METHODOLOGY FOR LOW POWER</b>		<b>(10 Hours)</b>
	Low power physical design, Low power gate level design (Logic minimization, spurious transition reduction and precomputation based reduction), Low power architectural level design (parallelism, pipelining, distributed processing and power management) , Algorithmic level power reduction (switched capacitance and switching activity reduction		
	<b>ALGORITHMS FOR LOW POWER</b>		<b>(10 Hours)</b>
	Algorithms for power estimation (Gate level, Architectural level, Instruction level and bus switching activity), Power optimization: Algorithm transformations, minimizing memory access, Instruction selection/ordering and power management, Automated low power code generation, Codesign for Low power		
	<b>Total Contact Time: = 45 Hours</b>		

<b>3.</b>	<b>Books Recommended</b>
	<ol style="list-style-type: none"><li data-bbox="220 125 1406 159">1. Kaushik Roy, Sharat C. Prasad, "Low-Power Cmos Vlsi Circuit Design", John Wiley &amp; Sons, 2009.</li><li data-bbox="220 165 1355 199">2. A. Bellamour, and M. I. Elmasri, "Low Power VLSI CMOS Circuit Design", Springer US, 2012.</li><li data-bbox="220 206 1453 280">3. Anantha P. Chandrakasan and Robert W. Brodersen, "Low Power Digital CMOS Design", Kluwer Academic Publishers, 2012.</li><li data-bbox="220 286 1453 360">4. Christian Piguet, "Low-Power CMOS Circuits: Technology, Logic Design and CAD Tools", Tayler and Francis (CRC), 2006.</li><li data-bbox="220 367 1453 441">5. Sung-Mo Kang and Y. Leblebici, "CMOS Digital Integrated Circuits", Tata Mcgrag Hill, 3rd edition, 2003</li></ol>

B.Tech. III (VL) Semester VI IOT AND APPLICATIONS EC344	Scheme	L	T	P	Credit
		3	0	2	04

1.	<b>Course Outcomes (COs):</b>				
	At the end of the course the students will be able to:				
	CO1	Explain the key concepts and architecture of IoT systems.			
	CO2	Understand the hardware and software used in IoT systems.			
	CO3	Design and implement IoT-based applications using sensors, microcontrollers, and communication protocols			
	CO4	Evaluate the Performance of various protocols used in IoT systems.			
	CO5	Develop IoT systems for smart environments, such as smart cities, healthcare, and industrial automation.			
2.	<b>Syllabus:</b>				
	<b>INTRODUCTION TO INTERNET OF THINGS</b>				<b>(06 Hours)</b>
	Definition and characteristics of IoT, Evolution of IoT, key technologies, and drivers. IoT architecture: Layers (perception, network, application). Network topologies for IoT (star, mesh, peer-to-peer), Addressing schemes in IoT. Applications of IoT: Overview of IoT applications in various domains (smart homes, smart cities, healthcare, agriculture, industry).				
	<b>SENSORS, ACTUATORS, AND IOT DEVICES</b>				<b>(10 Hours)</b>
	Overview of Sensors and Actuators: Types of sensors (temperature, pressure, humidity, light, proximity, motion, etc.), Types of actuators: motors, relays, servos. Microcontrollers and Development Platforms: Introduction to popular IoT hardware platforms (Arduino, Raspberry Pi, ESP32), Integration of sensors and actuators with microcontrollers, Overview of communication interfaces: I2C, SPI, UART, GPIO. Power Management in IoT Devices: Energy efficiency considerations in IoT systems. Low-power communication technologies (BLE, LoRa, Zigbee).				
	<b>IoT ARCHITECTURE AND PROTOCOLS</b>				<b>(12 Hours)</b>
	Communication Models and IoT Protocols: Machine-to-Machine (M2M), Device-to-Device (D2D), Device-to-Cloud communication. IoT Communication Protocols: Application Layer Protocols: MQTT, CoAP, HTTP/HTTPS. Transport Layer Protocols: TCP, UDP, MQTT-SN. Network Layer Protocols: IPv4, IPv6, 6LoWPAN. Data Link Layer Protocols: IEEE 802.15.4, LoRa, Bluetooth Low Energy (BLE), Zigbee, Wi-Fi.				
	<b>CLOUD AND EDGE COMPUTING IN IoT</b>				<b>(10 Hours)</b>
	Cloud Platforms for IoT: Overview of cloud services for IoT: AWS IoT, Google Cloud IoT, Microsoft Azure IoT Hub, Data storage, processing, and analytics using cloud platforms. Edge and Fog Computing: Introduction to edge and fog computing in IoT, Role of edge devices for local processing, Hybrid cloud-edge architecture. Data Analytics in IoT: Big data analytics for IoT-generated data, Data visualization tools for IoT.				
	<b>IoT Applications and Case Studies</b>				<b>(7 Hours)</b>
	Smart Homes and Buildings: IoT-based home automation (lighting, HVAC, security), IoT for smart energy management. Smart Cities: IoT for urban planning (traffic management, smart parking, waste management), IoT for environmental monitoring. Healthcare and Wearables: IoT applications in healthcare (remote patient monitoring, fitness tracking), Integration of wearable devices with healthcare systems.				

	Industrial IoT (IIoT): IoT for industrial automation (predictive maintenance, supply chain management), IoT for smart manufacturing (Industry 4.0).	
	<b>PRACTICAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY</b>	<b>(30 Hours)</b>
	<b>(Total Contact Time: 45 Hours + 30 Hours = 75 Hours)</b>	
<b>3.</b>	<b><u>List of Practical:</u></b>	
	<ol style="list-style-type: none"> <li>1. Familiarization with Arduino/Raspberry Pi/ESP32 and perform necessary software installation.</li> <li>2. To interface LED and Buzzer with Arduino/Raspberry Pi/ESP32 and write a program to continuously turn ON LED for 1 second and turn it OFF for 2 seconds.</li> <li>3. To interface Infrared sensor with Arduino/Raspberry Pi/ESP32 and write a program to turn ON LED at the sensor detection.</li> <li>4. To interface temperature and humidity sensor with Arduino/Raspberry Pi/ESP32 and write a program to print temperature and humidity readings.</li> <li>5. To interface LCD with Arduino/Raspberry Pi/ESP32 and write a program to print temperature and humidity readings on it.</li> <li>6. To interface Bluetooth with Arduino/Raspberry Pi/ESP32 and write a program to send sensor data to smartphone using Bluetooth.</li> <li>7. To interface Bluetooth with Arduino/Raspberry Pi/ESP32 and write a program to turn LED ON/OFF when 1/0 is received from smartphone using Bluetooth.</li> <li>8. Write a program on Arduino/Raspberry Pi/ESP32 to upload temperature and humidity data to cloud.</li> <li>9. Write a program on Arduino/Raspberry Pi/ESP32 to retrieve temperature and humidity data from cloud.</li> <li>10. Write a program on Arduino/Raspberry Pi/ESP32 to publish temperature data to MQTT broker.</li> <li>11. Write a program on Arduino/Raspberry Pi/ESP32 to subscribe to MQTT broker for temperature data and Print it.</li> <li>12. Write a program to create TCP server on Arduino/Raspberry Pi/ESP32 and Respond with humidity data to TCP client when requested.</li> <li>13. Write a program to create UDP server on Arduino/Raspberry Pi/ESP32 and respond with humidity data to UDP client when requested.</li> </ol>	
<b>4.</b>	<b><u>Books Recommended:</u></b>	
	<ol style="list-style-type: none"> <li>1. Pethuru Raj and Anupama C. Raman, "The Internet of Things: Enabling Technologies, Platforms, and Use Cases", 1st Ed., CRC Press, 2017.</li> <li>2. Arshdeep Bahga and Vijay Madisetti, "Internet of Things: A Hands-on Approach", 1st Ed., Universities Press, x 2014.</li> <li>3. Jan Holler, Vlasios Tsiatsis, Catherine Mulligan, Stefan Avesand, Stamatis Karnouskos and David Boyle, "From Machine-to-Machine to the Internet of Things: Introduction to a New Age of Intelligence", 1st Ed., Academic Press, 2014.</li> <li>4. Rahul Dubey, "An Introduction to Internet of Things: Connecting Devices, Edge Gateway, and Cloud with Applications", 1st Ed., 2019.</li> <li>5. Brian Russell and Drew Van Duren, "Practical Internet of Things Security", Packt Publishing, 2016.</li> </ol>	



B.Tech. III (VL) Semester VI SOLAR PHOTOVOLTAICS VL362	Scheme	L	T	P	Credit
		3	0	0	03

<b>1. Course Outcomes (COs):</b>	At the end of the course the students will be able to:				
	CO1	Explain Solar Resource and Basics of Photovoltaic Systems.			
	CO2	Describe requirements for the efficient Photovoltaic Device Design and Processing.			
	CO3	Demonstrate different solar cell fabrication and characterization techniques.			
	CO4	Explain and analyze the Current and Emerging PV technologies, and PV Module related concepts.			
	CO5	Design the Solar Photovoltaic Devices.and PV Modules			
<b>2. Syllabus:</b>					
	<b>INTRODUCTION TO SOLAR PHOTOVOLTAICS</b>				<b>(04 Hours)</b>
	Solar Resource, Solar Energy Conversion Technologies, Need of Solar PV, Prospects of PV technology.				
	<b>FUNDAMENTALS OF SOLAR CELLS</b>				<b>(09 Hours)</b>
	Light Absorption, Charge Excitation, Charge Drift/Diffusion, Charge Separation, Charge Collection, PN junction diodes: Dark IV, illuminated IV, Device Performance parameters: Short Circuit Current, Open Circuit Voltage, Fill Factor, Efficiency, Series/ Shunt Resistance, Factors affecting the performance parameters, Detailed Balanced Limit.				
	<b>FABRICATION AND CHARACTERIZATION OF SOLAR CELLS</b>				<b>(10 Hours)</b>
	<b>Solar Cell Fabrication:</b> Vacuum Based Deposition Techniques: Chemical Vapor Deposition (CVD), Physical Vapor Deposition (PVD): Sputtering, Electron Beam Evaporation, Pulsed Laser Deposition, Atomic Layer Deposition, Molecular Beam Epitaxy. <b>Solution Based Deposition Techniques:</b> Electrodeposition, Spin Coating, Layer-by Layer Deposition, Printing, Colloidal Synthesis. <b>Solar Cell Characterization:</b> Solar Simulator, Quantum Efficiency Measurement, Secondary Ion Mass Spectroscopy, XPS/UPS, FESEM, Energy Dispersive X-Ray Spectroscopy, Photo-Luminescence				
	<b>COMMERCIAL AND EMERGING TECHNOLOGIES IN SOLAR CELLS</b>				<b>(10 Hours)</b>
	Silicon PV Technology, Chalcopyrite/ Kesterite Solar Cells, Organic Photovoltaics, Dye Sensitized Solar Cells, Perovskite Solar cells, Transparent Photovoltaic Devices, Flexible PV Devices, Multijunction Devices, Concentrator Solar Cells.				
	<b>CUTTING-EDGE THEMES AND PV MODULES</b>				<b>(07 Hours)</b>
	Light manipulation in PV Devices: Plasmonic Integration, Surface Texturing, Spectrum Splitting Techniques.Module Design, Interconnection effects, Temperature effects, Lifetime of PV modules, Module measurement.				
	<b>PV DEVICE MODELING</b>				<b>(05 Hours)</b>
	Basics of Solar Cell Device Modeling, Thin-Film Solar Cell Device Modeling: Hands-on with an Open Source Tool, Modeling of PV Modules.				
	<b>(Total Contact Hours : 45)</b>				

<b>3.</b>	<b><u>Books Recommended:</u></b>
	<ol style="list-style-type: none"> <li>1. Martin A. Green, "Solar Cells: Operating Principles, Technology and System Applications", Prentice-Hall, 1986.</li> <li>2. Jenny Nelson, "The Physics of Solar cells", World Scientific, 2003.</li> <li>3. Smets Arno et al., "Solar Energy Fundamentals, Technology, and Systems", UIT Cambridge. 2013</li> <li>4. D. K. Schroder, "Semiconductor Material and Device Characterization", Wiley Interscience, 2006</li> <li>5. Konrad Mertens, "Photovoltaics Fundamentals, Technology, and Practice", Wiley, 2018,</li> <li>6. J. Poortmans and V. Arkhipov, "Thin Film Solar Cells: Fabrication, Characterization and Applications", Willey, 2006.</li> </ol>
<b>4.</b>	<b><u>Additional Resources:</u></b>
	<ol style="list-style-type: none"> <li>1. Antonio Luque, Steven Hegedus, "Handbook of Photovoltaic Science and Engineering", Wiley, 2011 Relevant Journal and Conference publications.</li> </ol>

B.Tech. III (VL) Semester VI SEMICONDUCTOR PACKAGING VL364	Scheme	L	T	P	Credit
		3	0	0	03

1.	<b>Course Outcomes (COs):</b>				
	At the end of the course the students will be able to:				
	CO1	Understand fundamental concepts of different package manufacturing processes			
	CO2	Describe different semiconductor components and package tests			
	CO3	Demonstrate electrical and physical failure analysis			
	CO4	Identify different semiconductor package materials			
	CO5	Comply industrial quality and statistical process control			
2.	<b>Syllabus:</b>				
	<b>PACKAGE MANUFACTURING PROCESSES</b>				<b>(08 Hours)</b>
	Packaging Assembly Technology, Wafer Thinning, Dicing, Die Attach, Wire bonding, Flip Chip process, Flux Cleaning, Under fill, Encapsulation, Laser Marking, Solder Ball Attach, Reflow, Singulation, IC Packaging Toolsets & equipment operation, clean room operations				
	<b>SEMICONDUCTOR COMPONENT AND PACKAGE TEST</b>				<b>(10 Hours)</b>
	Overview of Testing methodologies, components tested & their characteristics, Challenges in testing, Types of Testers (Automated test Equipment & Benchtop Testers), Components & Subsystems of Testers, Principles of Functional Testing, Parametric/ Boundary Scan /In-Circuit Test/ Flying Probe Test, Test Data Analysis, Design for Testability & Tester Calibration & Maintenance, Future Trends				
	<b>ELECTRICAL AND PHYSICAL FAILURE ANALYSIS</b>				<b>(09 Hours)</b>
	Package failure modes, Failure detection mechanisms, Failure analysis tools, Test programs debugging, Data Analytics, ESD & EMI Management				
	<b>SEMICONDUCTOR PACKAGE MATERIALS AND QUALIFICATION</b>				<b>(09 Hours)</b>
	Reliability testing & qualification- MST/MSL, TC/TS, HAST & uHAST, Mold Compounds (Moldability), Underfill Materials, Die Attach Adhesives & Films, Substrate Technology, Bonding Wire, Solder & Dielectric materials				
	<b>INDUSTRIAL QUALITY AND STATISTICAL PROCESS CONTROL</b>				<b>(09 Hours)</b>
	Quality Control Plan (QCP) & Quality Management System (QMS), Incoming Material Inspection, In-Line Quality, Measurement System Analysis, Statistical analysis methods, Statistical Process Control (SPC), Fault Detection Control (FDC), Run-to-Run Control (R2R), Auto Defect				
	<b>(Total Contact Hours: 45)</b>				
3.	<b>Books Recommended:</b>				
	<ol style="list-style-type: none"> <li>1. Hwaiyu Geng, "Semiconductor Manufacturing Handbook", 2nd Edition, McGraw-Hill Education, 2017</li> <li>2. Gary S. May and Costas J. Spanos, "Fundamentals of Semiconductor Manufacturing and Process Control", 1st Edition, Wiley-IEEE Press, 2006</li> <li>3. Peter Van Zant, "Microchip Fabrication: A Practical Guide to Semiconductor Processing", 6th Edition, McGraw-Hill Professional, 2013</li> <li>4. George Harman, "Wire Bonding in Microelectronics", 3rd Edition, McGraw-Hill, 2010</li> <li>5. Andrea Chen and Randy Hsiao-Yu Lo, "Semiconductor Packaging: Materials Interaction and Reliability", CRC Press, 1st Edition, 2017</li> </ol>				