

## DEPARTMENT OF ELECTRONICS ENGINEERING SARDAR VALLABHBHAI NATIONAL INSTITUTE OF TECHNOLOGY, SURAT

क्रमांक: DECE/ISRO/ 4091 / 2024-25

दिनांक:10/02/2025

## **Recruitment of Project Staff on Purely Contract Basis**

Applications are invited on prescribed format for the post of Junior Research Fellow on purely contract basis for one year (may be extended further) for ISRO Sponsored Research Project entitled "Onboard spectral preprocessing for multispectral image compression using FPGA" at the institute. The application form and the details of all educational qualifications and relevant experience required for various positions are available on Institute website <a href="http://www.svnit.ac.in">http://www.svnit.ac.in</a>. Duly filled and signed application form along with self-attested scanned M. Tech. / Ph. D. mark-sheets of all semesters, relevant experience certificates and necessary documents must be submitted in a single PDF file by email at <a href="http://www.svnit.ac.in">add@eced.svnit.ac.in</a> on or before <a href="http://www.svnit.ac.in">24<sup>th</sup> February, 2025</a> with subject "Application for the post of JRF / Project Associate".

## **Eligibility Criterion:**

For Sr. No. 1: As per OM DST/PCPM/Z-06/2022 dtd. 26/06/2023

For Sr. No. 2 and 3: as per DST OM SR/S9/Z-05/2019 dtd. 10/07/2020.

Sr. No	Post	Qualification	No. of. Posts / Duration	Desired Skills	Salary
1.	Research	B. E./ B.Tech./ M. E. /	01 Post/	Knowledge of Image Processing	Rs. 37,000/-
	Personnel	M. Tech in VLSI Design /	2½ Months	Algorithms, Digital Signal	+HRA@
	(Junior	Microelectronics /	and	Processing, Karhunen-Loève (KL)	18% p.m.
	Research	Microelectronics and	extendible on	Transform and Pairwise orthogonal	
		VLSI Design / M. Sc.	yearly	transform for spectral image coding,	
	Fellow)	Electronics / Electronics	review-basis	Consultative Committee for Space	
		& Communication / or	till the	Data Systems (CCSDS) standards,	
		equivalent	duration of	FPGA Design flow, Verilog/VHDL	
		Qualified in National	the project.		
		Level eligibility test		Software Skills: Xilinx Vivado,	
		CSIR-UGC NET/ GATE		MATLAB, C/C++	

Note: The candidate shall note that this Advt. is for 1 POST of JRF / Project Associate. The post will be filled for Research Personnel (JRF). However, in case of non-availability of suitable candidates for the post of Research Personnel (JRF), or in case Non receipt of any application meeting the qualification norms mentioned for JRF, the recruitment of Research Personnel (Project Associate) will be considered. The eligibility criterion for the said post of Research Personnel (Senior Project Associate) is mentioned below.

2.	Research	B. E./ B.Tech./ M.E / M.	01 Post/	Knowledge of Image Processing	Rs.
	Personnel	Tech in VLSI Design /	2½ Months	Algorithms, Digital Signal	25,000/-
	(Project	Microelectronics /	and	Processing, Karhunen-Loève (KL)	+ HRA@
	Associate)	Microelectronics and	extendible on	Transform and Pairwise orthogonal	18% p.m.
		VLSI Design /	yearly	transform for spectral image coding,	
		Electronics &	review-basis	Consultative Committee for Space	
		Communication / M. Sc.	till the	Data Systems (CCSDS) standards,	
		Electronics or equivalent	duration of	FPGA Design flow, Verilog/VHDL	
		Upper Age Limit: 35	the project.		
		years		Software Skills: Xilinx Vivado,	
				MATLAB, C/C++	

## Note:

- 1. The above positions are purely contractual for 2½ months and can be extended till project duration based on the performance evaluation every year.
- 2. The last date for receiving applications is 24th February, 2025.
- 3. Applications received after last date will not be considered.
- 4. The list of shortlisted candidates will be displayed on the institute website on 25th February, 2025.
- 5. Interview/Test for the shortlisted candidates will be held on <u>28th February</u>, <u>2025</u>. However, *final date/venue of Interview/Tests will be communicated in the intimation email.*
- 6. Request for the online Interview will be considered. No TA/DA will be paid for appearing in the Interview.
- 7. Candidate employed in institute/Industry must produce No-Objection Certificate (NOC) at the time of interview.
- 8. List of selected candidates will be displayed on the institute website within one week after interview held.
- 9. Candidates who got selected may be allowed to enroll for Ph.D. program subject to the fulfillment of eligibility conditions of SVNIT, Surat.