

क्रमांक: DECE/C2S/ / 2024-25

Date: 04/11/2024

Advertisement for Recruitment of Research Personnel on Purely Contract Basis (Second Attempt) (Revised Schedule)

Last date of Online application (November 10, 2024)

Applications are invited in prescribed format for the post of research personnel for Ministry of Electronics & Information Technology (MeitY), Government of India, New Delhi sponsored project entitled "Secure and Energy Efficient Mixed Domain Compute in Memory-based AI Accelerator Chip for Edge Applications" at the institute on purely contract basis initially for one year and extendible on yearly review-basis till the duration of the project i.e. 5 years.

The application form and the details of all educational qualifications and relevant experience required is available on Institute website *http://www.svnit.ac.in* and is also enclosed herewith.

Duly filled and signed application form along with self-attested scanned Ph. D. / M. Tech./ B.Tech. marksheets of all semesters, relevant experience certificates and necessary documents must be submitted in a single PDF file.

Link for submission of application form: <u>https://tinyurl.com/c2sprojectstaffsvnit</u>

Last Date to apply: On or before November 10, 2024

Applications received after said date will be not considered.

For any further information, please contact Dr. Pinalkumar Engineer (Chief Investigator), Associate Professor, (+91-99247-11335; Email: <u>pje@eced.svnit.ac.</u> in) Department of Electronics Engineering, Sardar Vallabhbhai National Institute of Technology, Surat, Gujarat, 395007

DIRECTOR



डिपार्टमेंट ऑफ़ इलेक्ट्रॉनिक्स इंजीनियरिंग DEPARTMENT OF ELECTRONICS ENGINEERING सरदार वल्लभभाई नेशनल इंस्टिट्यूट ऑफ़ टेक्नोलॉजी, सूरत SARDAR VALLABHBHAI NATIONAL INSTITUTE OF TECHNOLOGY, SURAT

Eligibility Criterion:

For Sr. No. 1: As per OM DST/PCPM/Z-06/2022 dtd. 26/06/2023 **For Sr. No. 2 and 3:** as per DST OM SR/S9/Z-05/2019 dtd. 10/07/2020.

Sr	Post	Qualification	No. of. Posts / Duration	Salary
N				
o 1.	Research Personnel (Junior Research Fello)	B. E./ B.Tech./ M. E. / M. Tech. (Electronics/ Electronics & Communication/equivalent degree) Qualified in National Level eligibility test CSIR-UGC NET/ GATE	03 Posts/ 12 Months and extendible on yearly review-basis till the duration of the project.	Rs. 37,000/- + HRA@ 18% p.m.
Not be f Rese JRF	 Desired Skills: Digital / Analog /Mixed Mode Circuit Design, HDL Coding, In-Memory computing AI/ML and Processor architecture, Python/MATLAB Knowledge of OS (Windows / Linux / CentOS / RHEL), Server handling, network file system, knowledge of Cadence / Synopsys / Mentor Graphics EDA tools, etc. e: The candidate shall note that this Advt. is for maximum 03 POSTs of Research personnel. The post will illed for Research Personnel (JRF). However, in case of non-availability of suitable candidates for the post of earch Personnel (JRF), or in case Non receipt of any application meeting the qualification norms mentioned for, the recruitment of Research Personnel (Senior Project Associate/Project Associate) will be considered. The bility criterion for the said post of Research Personnel (Senior Project Associate/Project Associate) is mentioned 			
belo 2.	w. Research Personnel (Senior Project Associate)	 (i) (B. E./ B.Tech (Electronics/ Electronics & Communication) or Equivalent degree AND (ii) Four Years Experience in R&D in Industrial and Academic Institutions) OR Doctoral Degree in Engineering/Technology from Recognized University 	Maximum 02 Posts/ 12 Months and extendible on yearly review-basis till the duration of the project.	Rs. 42,000/- + HRA@ 18% p.m.
3.	Research Personnel (Project Associate- I)	Upper Age Limit: 40 years B. E./ B.Tech. (Electronics/ Electronics & Communication/ Mechanical /Material Science/ Metallurgy)/ M.Sc. (Physics) Upper Upper Age Limit: 35 years	Maximum 03 Posts/ 12 Months and extendible on yearly review-basis till the duration of the project.	With GATE/NET*: Rs. 31,000/- + HRA@ 18% p.m. Without GATE/NET*: Rs. 25,000/- + HRA@ 18% p.m.



डिपार्टमेंट ऑफ़ इलेक्ट्रॉनिक्स इंजीनियरिंग DEPARTMENT OF ELECTRONICS ENGINEERING सरदार वल्लभभाई नेशनल इंस्टिट्यूट ऑफ़ टेक्नोलॉजी, सूरत SARDAR VALLABHBHAI NATIONAL INSTITUTE OF TECHNOLOGY, SURAT

How to apply:

The application form and the details of all educational qualifications and relevant experience required for this position is available on Institute website <u>http://www.svnit.ac.in</u>. Duly filled and signed application form along with self-attested scanned copies of B. E. /B. Tech/ M. E. /M. Tech. / M. Sc. / Ph. D. mark-sheets of all semesters, relevant experience certificates and other necessary documents if any must be submitted as a single PDF file by email at pje@eced.svnit.ac.in on or before November 10, 2024. Applications received after said date will be not considered. *Kindly also bring relevant documents of the same (Original and Xerox) at the time of the interview.*

Please Note:

- 1. Candidates who got selected may be allowed to enroll for M. Tech. / Ph.D. program subject to the fulfillment of eligibility conditions of SVNIT, Surat.
- 2. Candidates having minimum aggregate First Class/CGPA 6.5 for all qualified degrees and B.E. /B. Tech. /M.E. /M. Tech. / M. Sc. can only apply. The candidates with relevant experience will be given preference.
- 3. The names of eligible candidates will be uploaded on the institute website on November 11, 2024.
- 4. Online Interview for the shortlisted candidates will be held on **November 12, 2024**. However, final date/venue of Interview/Tests will be communicated.
- 5. An applicant must ensure the authenticity of information provided in support of experience claimed, other documents and photograph.
- 6. No TA/DA will be paid for appearing in the interview and/or joining the position.
- 7. Candidate employed in institute/Industry must produce No-Objection Certificate (NOC) at the time of interview.
- 8. List of selected candidates will be displayed on the institute website within one week after interview held