

Electronics Engineering Department
Sardar Vallabhbhai National Institute of Technology
Surat, Gujarat, India-395007

**International Conference on
Advances in VLSI and Embedded Systems (AVES)
December 20-21, 2019**



ABOUT SVNIT

- Established in 1961
- Premier Institute of National Importance since 2007
- NIRF Ranking in Top 100

ABOUT DEPARTMENT

- Established in 1982
- One UG & Two PG Programmes
- Well Equipped Labs
- Learned Faculty
- Around 100 Research Scholars

ABOUT SURAT

- Fast Progressing Smart City in Gujarat, India.
- Known for Diamonds, Textile, Culture and Food.
- City Located at Tapi River, near Arabian Sea.

GENERAL CHAIRS

A. D. Darji, P. J. Engineer, Zuber Patel, Rasika Dhavse
SVNIT, Surat

HIGHLIGHTS

- Finest keynote speeches by world renowned speakers
- Plenary talks from industry and academia
- Radical topics in VLSI and Embedded Systems Exhibition
- Opportunity for networking
- Possible future collaborations

REVIEW & PUBLICATION

- Double blind peer reviewed by at-least two reviewers.
- Selected and presented/exhibited manuscripts will be sent for possible publication in Springer LNEE (SCOPUS INDEXED)

IMPORTANT DATES

- Manuscript Submission Deadline: Sept. 15, 2019
- Notification: Nov. 15, 2019
- Registration Starts: Nov. 16, 2019
- Camera-ready Paper Submission & Registration Closes: Nov. 30, 2019
- Conference Dates: Dec. 20-21, 2019

REGISTRATION FEES	INDIAN NATIONALS (INR)	FOREIGN DELEGATES (USD)
STUDENTS	3500	200
ACADEMIA	6000	250
INDUSTRY	10000	300
ATTENDEES	2500	150

VISIT US AT

www.aves2019.org

CONTACT US AT

aves2019.svnit@gmail.com

PAPER TRACKS

VLSI Design

System-level design, Advances in digital design, Low power design, Analog and mixed signal design, FPGA design and reconfigurable systems, RF/Wireless systems, System-on-chip designs, Networks-on-chip Design

Devices and Emerging Technology

Semiconductor device simulation, Device modeling, Fabrication and characterization, Device-circuit interactions, Sensors and transducers, MEMS / NEMS, Organic Electronics, Spintronics, 2-D material for electronic devices, Device physics design and circuits using non- silicon materials, Fabrication and packaging technologies

Testing and Verification

Design for testability, Test generation and fault simulation, Built-in self-test, Verification (simulation and formal), Design for manufacturability and yield analysis, Test- ing memories and regular logic arrays

Embedded Systems

Embedded systems for industrial automation and power electronics, Embedded systems for defence, healthcare, automotive and signal processing, Technologies for secure embedded circuits and systems, IoT and wearable devices, High performance embedded systems

CAD for VLSI

Logic and behavioural synthesis, Placement, routing and floor planning; CAD tools, Design automation

ADVISORY COMMITTEE

- S. N. Merchant , IIT Bombay, India
- Roy P. Paily, IIT Guwahati, India
- SamudravijayaK, IIT Guwahati, India
- Avinash Keskar, VNIT Nagpur
- Nirupam S D, NTU, Singapore
- Partik Sheth, APTIV, Dublin
- Dileep Dhakal, X-FAB Semiconductor, Germany
- Samitsubhro Banerji, Qualcomm. USA
- Punj Pokharel, NVIDIA, USA
- Binod Bhatta, Intel, Singapore
- YatinVarachhia, Euphotic Labs, India
- Leena Panchmatia, Apple, USA
- Mihir Shah, IBM, USA
- Taral Chhatbar, Intel, USA
- Maulik Prabhudesai, Intel, USA
- Arpit Gandhi, Intel, India
- H. S. Jatana, SCL, Mohali, India
- Sunita Verma, Meity, New Delhi, India

PROGRAM CHAIRS

- Virendra Singh, IIT Bombay, India
- R. M. Patrikar, VNIT Nagpur, India
- Vineet Sahula, MANIT Jaipur, India

SPONSORSHIP CHAIRS

- J. N. Sarvaiya, SVNIT Surat, India
- P. N. Patel, SVNIT Surat, India
- Manish kumar, MMMUT Gorakhpur, India

HOSPITALITY CHAIRS

- A. H. Lalluwadia, SVNIT Surat, India
- Abhilash Mandloi, SVNIT Surat, India
- Mehul Patel, SVNIT Surat, India

REGISTRATION CHAIRS

- Shweta Shah, SVNIT Surat, India
- K. P. Upla, SVNIT Surat, India
- P. K. Shah, SVNIT Surat, India

PUBLICITY CHAIRS

- U. D. Dalal, SVNIT Surat, India
- R. K. Chauhan, MMMUT Gorakhpur, India
- Dipankar Saha, IIT Bombay, India

PUBLICATION CHAIRS

- Z. M. Patel, SVNIT Surat, India
- S. Gupta, SVNIT Surat, India
- Nithin Kumar Y.B., NIT Goa, India

EXHIBITION CHAIRS

- N. B. Kanirkar, SVNIT Surat, India
- G. Santra, SVNIT Surat, India
- Abhishek Agrahari, Mentor Graphics, India

WEB CHAIRS

- Seena V, IIST, India, India
- Mahendra Sakre, IIT Ropar, India

TPC

- R. B. Deshmukh, VNIT Nagpur, India
- Joycee M. Mekie, IIT Gandhinagar, India
- Biswajit Mishra, DAIICT Gandhinagar, India
- Hitesh Shrimali, IIT Mandi, India
- Nihar Ranjan Mohapatra, IIT Gandhinagar, India
- Brijesh Kumar, MMMUT Gorakhpur, India
- Shree prakash Tiwari, IIT Jodhpur, India
- S. Sivanantham, VIT Vellore, India
- Arvind Rajawat, MANIT Bhopal, India
- Ashwin Kothari, VNIT Nagpur, India
- Rutu Parekh, DAIICT Gandhinagar, India
- Santosh Kumar Vishvakarma, IIT Indore, India
- Amit Joshi, MNIT Jaipur, India
- Marshnil Dave, Lion Semiconductor, USA
- Nitin Kale, Nanosniff, India
- Vijay Nath, BIT Mesra, India

REGISTRATION FORM (AVES-2019)**Name: (Dr./Mr./Ms.)** _____**Affiliation:** _____**Contact Address:** _____**Gender :** Male / Female**Contact No:** _____**Email ID:** _____**Qualification:** _____ Industry/ Academician/ Student Author/ Attendee**Paper ID :** _____**Paper Track:** _____**Poster/Oral:** _____**Title of the Paper:** _____

Online Payment Details:**Amount: (INR/USD)** _____**Bank Name:** _____**Branch:** _____**Transaction ID:** _____**Date of Transaction:** _____**Accommodation Required: Yes /No**